- 您现在的位置：买卖IC网 > PDF目录69036 > MPC8245LZU266B (MOTOROLA INC) 32-BIT, 266 MHz, RISC PROCESSOR, PBGA352 PDF资料下载
参数资料
| 型号： | MPC8245LZU266B |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA352 |
| 封装： | 35 X 35 MM, 1.65 MM HEIGHT, 1.27 MM PITCH, CAVITY-UP, TBGA-352 |
| 文件页数： | 51/64页 |
| 文件大小： | 940K |
| 代理商： | MPC8245LZU266B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页当前第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
MOTOROLA
MPC8245 Integrated Processor Hardware Specifications
55
Document Revision History
1.8
Document Revision History
Table 20 provides a revision history for this hardware specification.
Table 20. Revision History Table
Rev. No.
Substantive Change(s)
0.0
Initial release.
0.1
Made Vdd/AVdd/AVdd2 = 1.8 V ± 100 mV information for 133 MHz memory interface operation to Section
1.3, Table 2, Table 5, Table 9, Table 17, and Section 1.7.2.
Pin D17, formerly LAVdd (supply voltage for DLL), is a No Connect on the MPC8245 since the DLL voltage
is supplied internally. Eliminated all references to LAVdd; updated Section 1.7.1.
Previous Note 4 of Table 2 did not apply to the MPC8245 (MPC8240 document legacy). New Note 4 added
in reference to max CPU speed at reduced Vdd voltage.
Updated the Programmable Output Impedance of DEV_MEM_ADDR in Table 4 to 6
to reflect
characterization data.
Updated Table 5 to reflect reduced power consumption when operating Vdd/AVdd/AVdd2 = 1.8 V ± 100 mV.
Changed Notes 2, 3, and 4 to reflect Vdd at 1.9 V. Changed Note 5 to represent Vdd = AVdd = 1.8 V.
Updated Table 7 to reflect Vdd/AVdd/AVdd2 voltage level operating frequency dependencies; changed 250
MHz device column to 266 MHz; modified Note 1 eliminating VCO references; added Note 2. Changed 250
MHz processor frequency offering to 266 MHz.
Changed Spec 12b for memory output valid time in Table 11 from 5.5 ns to 4.5 ns; this is a key specification
change to enable 133 MHz memory interface designs.
Updated Pinout Table 16 with the following changes:
Pin Types for RCS0, RCS3/TRIG_OUT and DA[11:15] were erroneously listed as I/O, changed Pin
Types to Output.
Pin Types for REQ4/DA4, RCS2/TRIG_IN, and PLL_CFG[0:4]/DA[10:6] were erroneously listed as
Input, changed Pin Types to I/O.
Changed Pin D17 from LAVdd to No Connect; deleted Note 21 and references.
Notes 3, 5, and 7 contained references to the MPC8240 (MPC8240 document legacy); changed these
references to MPC8245.
Previous Notes 13 and 14 did not apply to the MPC8245 (MPC8240 document legacy), these notes were
deleted; moved Note 19 to become new Note 13; moved Note 20 to become new Note 14; updated
associated references.
Added Note 3 to SDMA[1:0] signals about internal pull-up resistors during reset state.
Reversed vector ordering for the PCI Interface Signals: C/BE[0:3] changed to C/BE[3:0], AD[0:31]
changed to AD[31:0], GNT[0:3] changed to GNT[3:0], and REQ[0:3] changed to REQ[3:0]. The package
pin number orderings were also reversed meaning that pin functionality did NOT change. For example,
AD0 is still on signal C22, AD1 is still on signal D22, ..., AD31 is still on signal V25. This change was
made to make the vectored PCI signals in this hardware specification consistent with the PCI Local Bus
Specification and the MPC8245 Integrated Processor User’s Manual vector ordering.
Changed TEST1/DRDY signal on pin B20 to DRDY.
Changed TEST2 signal on pin Y2 to RTC for performance monitor use.
Updated PLL Table 17 with the following changes for 133 MHz memory interface operation:
Added Ref. 9 (01001) and Ref. 17 (10111) details; removed these settings from Note 10 (reserved
settings list).
Enhanced range of Ref. 10 (10000).
Updated Note 13, changed bits 16–20 erroneous information to correct bits 23–19.
Added Notes 16 and 17.
Added information to Section 1.7.8, in reference to CHKSTOP_IN and SRESET not being available in
extended ROM mode.
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8260ACZUMIBB | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA480 |
| MPC8260AZUPIBB | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA480 |
| MPC8260AZUPJDB | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA480 |
| MPC8260AZUMHBB | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA480 |
| MPC8379EVRALGA | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA689 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8245LZU266D | 功能描述:微处理器 - MPU 266MHz 505.4MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8245LZU300D | 功能描述:微处理器 - MPU 300MHz 570MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8245LZU333D | 功能描述:微处理器 - MPU 333MHz 632.7MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8245LZU350D | 功能描述:微处理器 - MPU 350MHz 665MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8245RZU400D | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Part Number Specification for the MPC8245ARZUnnnX Series |
发布紧急采购，3分钟左右您将得到回复。