- 您现在的位置：买卖IC网 > PDF目录4081 > MPC8308ZQAFD (Freescale Semiconductor)MPU POWERQUICC II PRO 473MAPBGA PDF资料下载
参数资料
| 型号： | MPC8308ZQAFD |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 31/83页 |
| 文件大小： | 0K |
| 描述： | MPU POWERQUICC II PRO 473MAPBGA |
| 标准包装： | 84 |
| 系列： | MPC83xx |
| 处理器类型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 333MHz |
| 电压： | 1V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 473-LFBGA |
| 供应商设备封装： | 473-MAPBGA（19x19） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 3
Freescale Semiconductor
37
PCI Express
11.4.2
Transmitter Compliance Eye Diagrams
The TX eye diagram in Figure 27 is specified using the passive compliance/test measurement load
(Figure 29) in place of any real PCI Express interconnect + RX component. There are two eye diagrams
that must be met for the transmitter. Both diagrams must be aligned in time using the jitter median to locate
the center of the eye diagram. The different eye diagrams differ in voltage depending on whether it is a
transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit is always
relative to the transition bit.
The eye diagram must be valid for any 250 consecutive UIs.
A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is
created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX
UI.
NOTE
It is recommended that the recovered TX UI be calculated using all edges in
the 3500 consecutive UI interval with a fit algorithm using a minimization
merit function (that is, least squares and median deviation fits).
AC coupling capacitor
CTX
All Transmitters shall be AC coupled.
The AC coupling is required either within
the media or within the transmitting
component itself. An external capacitor
of 100nF is recommended.
75
—
200
nF
—
Crosslink random timeout
Tcrosslink
This random timeout helps resolve
conflicts in crosslink configuration by
eventually resulting in only one
Downstream and one Upstream Port.
0—1
ms
7
Notes:
1. No test load is necessarily associated with this value.
2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 29 and measured over any
250 consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 27.)
3. A TTX-EYE = 0.70 UI provides for a total sum of deterministic and random jitter budget of TTX-JITTER-MAX = 0.30 UI for the
transmitter collected over any 250 consecutive TX UIs. The TTX-EYE-MEDIAN-to-MAX-JITTER median is less than half of the total TX
jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The
jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to
the averaged time value.
4. The transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return
loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to
all valid input levels. The reference impedance for return loss measurements is 50
to ground for both the D+ and D– line (that
is, as measured by a vector network analyzer with 50-
probes, see Figure 29). Note that the series capacitors, C
TX, is optional
for the return loss measurement.
5. Measured between 20%–80% at transmitter package pins into a test load as shown in Figure 29 for both VTX-D+ and VTX-D-.
6. See Section 4.3.1.8 of the PCI Express Base Specifications, Rev 1.0a.
7. See Section 4.2.6.3 of the PCI Express Base Specifications, Rev 1.0a.
Table 34. Differential Transmitter (TX) Output Specifications (continued)
Parameter
Symbol
Comments
Min
Typical
Max
Units Note
相关PDF资料 |
PDF描述 |
|---|---|
| AMM43DRMI-S288 | CONN EDGECARD 86POS .156 EXTEND |
| AMM43DRMT | CONN EDGECARD 86POS .156 WW |
| IDT7024L20PFGI8 | IC SRAM 64KBIT 20NS 100TQFP |
| MPC8306CVMACDCA | IC PROCESSOR E300 369MAPBGA |
| MPC8309VMADDCA | IC PROCESSOR E300 489MAPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8308ZQAFDA | 功能描述:微处理器 - MPU E300 MP Pb 333 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8308ZQAGD | 功能描述:微处理器 - MPU E300 MP Pb 400 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8308ZQAGDA | 功能描述:微处理器 - MPU E300 MP Pb 400 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8309 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processors |
| MPC8309CVMADDC | 制造商:Freescale Semiconductor 功能描述:E300 MP EXT TMP 266 - Trays |
发布紧急采购，3分钟左右您将得到回复。