- 您现在的位置：买卖IC网 > PDF目录4081 > MPC8308ZQAFD (Freescale Semiconductor)MPU POWERQUICC II PRO 473MAPBGA PDF资料下载
参数资料
| 型号： | MPC8308ZQAFD |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 35/83页 |
| 文件大小： | 0K |
| 描述： | MPU POWERQUICC II PRO 473MAPBGA |
| 标准包装： | 84 |
| 系列： | MPC83xx |
| 处理器类型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 333MHz |
| 电压： | 1V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 473-LFBGA |
| 供应商设备封装： | 473-MAPBGA（19x19） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 3
40
Freescale Semiconductor
PCI Express
11.5
Receiver Compliance Eye Diagrams
The RX eye diagram in Figure 28 is specified using the passive compliance/test measurement load
(Figure 29) in place of any real PCI Express RX component. In general, the minimum receiver eye diagram
measured with the compliance/test measurement load (Figure 29) is larger than the minimum receiver eye
diagram measured over a range of systems at the input receiver of any real PCI Express component. The
degraded eye diagram at the input Receiver is due to traces internal to the package as well as silicon
parasitic characteristics which cause the real PCI Express component to vary in impedance from the
compliance/test measurement load. The input receiver eye diagram is implementation specific and is not
specified. RX component designer should provide additional margin to adequately compensate for the
degraded minimum Receiver eye diagram (shown in Figure 28) expected at the input receiver based on an
adequate combination of system simulations and the return loss measured looking into the RX package
and silicon. The RX eye diagram must be aligned in time using the jitter median to locate the center of the
eye diagram.
The eye diagram must be valid for any 250 consecutive UIs. A recovered TX UI is calculated over 3500
consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive
UI in the center of the 3500 UI used for calculating the TX UI.
Notes:
1. No test load is necessarily associated with this value.
2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 29 should be used as
the RX device when taking measurements (also refer to the receiver compliance eye diagram shown in Figure 28). If the clocks
to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used
as a reference for the eye diagram.
3. A TRX-EYE = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect
collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the
median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250
consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in
time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks
to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used
as the reference for the eye diagram.
4. The receiver input impedance shall result in a differential return loss greater than or equal to 15 dB with the D+ line biased to
300 mV and the D– line biased to –300 mV and a common mode return loss greater than or equal to 6 dB (no bias required)
over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference
impedance for return loss measurements for is 50
to ground for both the D+ and D– line (that is, as measured by a vector
network analyzer with 50-
probes, see Figure 29). Note that the series capacitors, C
TX, is optional for the return loss
measurement.
5. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there
is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
6. The RX DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure
that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be measured at
300 mV above the RX ground.
7. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm
using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated
data.
Table 35. Differential Receiver (RX) Input Specifications (continued)
Parameter
Symbol
Comments
Min
Typical
Max
Units Note
相关PDF资料 |
PDF描述 |
|---|---|
| AMM43DRMI-S288 | CONN EDGECARD 86POS .156 EXTEND |
| AMM43DRMT | CONN EDGECARD 86POS .156 WW |
| IDT7024L20PFGI8 | IC SRAM 64KBIT 20NS 100TQFP |
| MPC8306CVMACDCA | IC PROCESSOR E300 369MAPBGA |
| MPC8309VMADDCA | IC PROCESSOR E300 489MAPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8308ZQAFDA | 功能描述:微处理器 - MPU E300 MP Pb 333 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8308ZQAGD | 功能描述:微处理器 - MPU E300 MP Pb 400 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8308ZQAGDA | 功能描述:微处理器 - MPU E300 MP Pb 400 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8309 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processors |
| MPC8309CVMADDC | 制造商:Freescale Semiconductor 功能描述:E300 MP EXT TMP 266 - Trays |
发布紧急采购，3分钟左右您将得到回复。