参数资料
型号: MPC8315VRAGDA
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 400 MHz, MICROPROCESSOR, PBGA620
封装: 29 X 29 MM, 2.23 MM HEIGHT, 1 MM PITCH, LEAD FREE, TEPBGAII-620
文件页数: 21/112页
文件大小: 1283K
代理商: MPC8315VRAGDA
MPC8315E PowerQUICC II Pro Processor Hardware Specifications, Rev. 0
16
Freescale Semiconductor
Clock Input Timing
5.1
DC Electrical Characteristics
Table 6 provides the clock input (SYS_CLKIN/PCI_SYNC_IN) DC timing specifications for the
MPC8315E.
5.2
AC Electrical Characteristics
The primary clock source for the MPC8315E can be one of two inputs, SYS_CLKIN or PCI_CLK,
depending on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock
input (SYS_CLKIN/PCI_CLK) AC timing specifications for the MPC8315E.
Table 6. SYS_CLKIN DC Electrical Characteristics
Parameter
Condition
Symbol
Min
Max
Unit
Input high voltage
VIH
2.4
NVDD + 0.3
V
Input low voltage
VIL
-0.3
0.4
V
SYS_CLKIN input current
0 V
≤VIN ≤ NVDD
IIN
—±10
μA
SYS_CR_CLKIN input current
0 V
≤VIN ≤ NVDD
IIN
—±40
μA
PCI_SYNC_IN input current
0 V
≤VIN ≤ NVDD
IIN
—±10
μA
RTC_CLK input current
0 V
≤VIN ≤ NVDD
IIN
—±10
μA
USB_CLK_IN input current
0 V
≤ VIN ≤ NVDD
IIN
—±10
μA
USB_CR_CLK_IN input current
0 V
≤VIN ≤ NVDD
IIN
—±40
μA
SATA_CLK_IN input current
0 V
≤VIN ≤ NVDD
IIN
—±10
μA
Table 7. SYS_CLKIN AC Timing Specifications
Parameter/Condition
Symbol
Min
Typical
Max
Unit
Notes
SYS_CLKIN/PCI_CLK frequency
fSYS_CLKIN
24
66
MHz
1, 6, 7
SYS_CLKIN/PCI_CLK cycle time
tSYS_CLKIN
15
41.6
ns
6
SYS_CLKIN/PCI_CLK rise and fall time
tKH, tKL
0.6
1.2
ns
2, 6
SYS_CLKIN/PCI_CLK duty cycle
tKHK/tSYS_CLKIN
40
60
%
3, 6
SYS_CLKIN/PCI_CLK jitter
±150
ps
4, 5, 6
Notes:
1. Caution: The system, core, and security block must not exceed their respective maximum or minimum operating frequencies.
2. Rise and fall times for SYS_CLKIN/PCI_CLK are measured at 0.4 and 2.4 V.
3. Timing is guaranteed by design and characterization.
4. This represents the total input jitter—short term and long term—and is guaranteed by design.
5. The SYS_CLKIN/PCI_CLK driver’s closed loop jitter bandwidth should be <500 kHz at –20 dB. The bandwidth must be set
low to allow cascade-connected PLL-based devices to track SYS_CLKIN drivers with the specified jitter.
6. The parameter names PCI_CLK and PCI_SYNC_IN are used interchangeably in this document.
7. Spread spectrum is allowed upto 1% down-spread at 33kHz.(max. rate).
相关PDF资料
PDF描述
MPC8548ECVUAQGB 32-BIT, 1000 MHz, MICROPROCESSOR, CBGA783
MPC8548EPXATG 32-BIT, 1200 MHz, MICROPROCESSOR, PBGA783
MC68LK332GCEH16 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132
MC908GT16CFBE 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
MC8641VU1000NE 32-BIT, 166.66 MHz, MICROPROCESSOR, CBGA1023
相关代理商/技术参数
参数描述
MPC8321CVRADDC 功能描述:微处理器 - MPU 8321 NOPB PBGA W/O ENCR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8321CVRADDC 制造商:Freescale Semiconductor 功能描述:Embedded Networking Processor
MPC8321CVRAFDC 功能描述:微处理器 - MPU 8321 NOPB PBGA W/O ENCR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8321CZQADDC 功能描述:微处理器 - MPU 8321 PBGA W/O ENCR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8321CZQAFDC 功能描述:微处理器 - MPU 8321 PBGA W/O ENCR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324