- 您现在的位置：买卖IC网 > PDF目录3965 > MPC8323ECZQAFDC (Freescale Semiconductor)IC MPU PWRQUICC II 516-PBGA PDF资料下载
参数资料
| 型号： | MPC8323ECZQAFDC |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 63/82页 |
| 文件大小： | 0K |
| 描述： | IC MPU PWRQUICC II 516-PBGA |
| 产品培训模块： | MPC8323E PowerQUICC II Pro Processor |
| 标准包装： | 40 |
| 系列： | MPC83xx |
| 处理器类型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 333MHz |
| 电压： | 1V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 516-BBGA |
| 供应商设备封装： | 516-FPBGA（27x27） |
| 包装： | 托盘 |
| 配用： | MPC8323E-RDB-ND - BOARD REFERENCE DESIGN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
66
Freescale Semiconductor
Clocking
The ce_clk frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF)
and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:
When CLKIN is the primary input clock,
ce_clk = (primary clock input × CEPMF)
÷ (1 + CEPDF)
When PCI_CLK is the primary input clock,
ce_clk = [primary clock input × CEPMF × (1 + ~CFG_CLKIN_DIV)] ÷ (1 + CEPDF)
See the “QUICC Engine PLL Multiplication Factor” section and the “QUICC Engine PLL Division
Factor” section in the MPC8323E PowerQUICC II Pro Communications Processor Reference Manual for
more information.
The DDR SDRAM memory controller operates with a frequency equal to twice the frequency of csb_clk.
Note that ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider
(
÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However, the data rate
is the same frequency as ddr_clk.
The local bus memory controller operates with a frequency equal to the frequency of csb_clk. Note that
lbc_clk is not the external local bus frequency; lbc_clk passes through the LBC clock divider to create the
external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBC clock divider ratio is
controlled by LCRR[CLKDIV]. See the “LBC Bus Clock and Clock Ratios” section in the MPC8323E
PowerQUICC II Pro Communications Processor Reference Manual for more information.
In addition, some of the internal units may be required to be shut off or operate at lower frequency than
the csb_clk frequency. These units have a default clock ratio that can be configured by a memory mapped
register after the device comes out of reset. Table 56 specifies which units have a configurable clock
frequency. Refer to the “System Clock Control Register (SCCR)” section in the MPC8323E PowerQUICC
II Pro Communications Processor Reference Manual for a detailed description.
NOTE
Setting the clock ratio of these units must be performed prior to any access
to them.
Table 57 provides the operating frequencies for the 8323E PBGA under recommended operating
conditions (see Table 2).
Table 56. Configurable Clock Units
Unit
Default Frequency
Options
Security core, I2C, SAP, TPR
csb_clk
Off,
csb_clk/2, csb_clk/3
PCI and DMA complex
csb_clk
Off,
csb_clk
Table 57. Operating Frequencies for PBGA
Characteristic1
Max Operating Frequency
Unit
e300 core frequency (
core_clk)333
MHz
Coherent system bus frequency (
csb_clk)133
MHz
QUICC Engine frequency (
ce_clk)200
MHz
相关PDF资料 |
PDF描述 |
|---|---|
| IDT70V3589S133DR | IC SRAM 2MBIT 133MHZ 208QFP |
| MPC8323ECZQADDC | IC MPU PWRQUICC II 516-PBGA |
| IDT70V3589S133BCI | IC SRAM 2MBIT 133MHZ 256BGA |
| MPC8349ECZUAGDB | IC MPU PWRQUICC II 672-TBGA |
| IDT70V3399S133PRF | IC SRAM 2MBIT 133MHZ 128TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8323ECZQAFDCA | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications |
| MPC8323EEC | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Integrated Communications Processor Family Hardware Specifications |
| MPC8323E-MDS-PB | 功能描述:开发板和工具包 - 其他处理器 MPC8323E PROCESSOR BOARD RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| MPC8323E-RDB | 功能描述:开发板和工具包 - 其他处理器 REFERENCE DESIGN PQII PR RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| MPC8323E-RDB | 制造商:Freescale Semiconductor 功能描述:MPC8323E Integrated Multiservice Gateway |
发布紧急采购，3分钟左右您将得到回复。