参数资料
型号: MPC8349ZUALF
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 667 MHz, MICROPROCESSOR, PBGA672
封装: 35 X 35 MM, 1.46 MM HEIGHT, 1 MM PITCH, TBGA-672
文件页数: 77/88页
文件大小: 1014K
代理商: MPC8349ZUALF
MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
79
System Design Information
21 System Design Information
This section provides electrical and thermal design recommendations for successful application of the
MPC8349E.
21.1
System Clocking
The MPC8349E includes two PLLs:
1. The platform PLL (AVDD1) generates the platform clock from the externally supplied CLKIN
input. The frequency ratio between the platform and CLKIN is selected using the platform PLL
ratio configuration bits as described in Section 19.1, “System PLL Configuration.
2. The e300 core PLL (AVDD2) generates the core clock as a slave to the platform clock. The
frequency ratio between the e300 core clock and the platform clock is selected using the e300
PLL ratio configuration bits as described in Section 19.2, “Core PLL Configuration.
21.2
PLL Power Supply Filtering
Each PLL gets power through independent power supply pins (AVDD1, AVDD2, respectively). The AVDD
level should always equal to VDD, and preferably these voltages are derived directly from VDD through a
low frequency filter scheme.
There are a number of ways to provide power reliably to the PLLs, but the recommended solution is to
provide five independent filter circuits as illustrated in Figure 40, one to each of the five AVDD pins.
Independent filters to each PLL reduce the opportunity to cause noise injection from one PLL to the other.
The circuit filters noise in the PLL resonant frequency range from 500 kHz to 10 MHz. It should be built
with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the
recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook of Black Magic
(Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value
capacitor.
To minimize noise coupled from nearby circuits, each circuit should be placed as closely as possible to the
specific AVDD pin being supplied. It should be possible to route directly from the capacitors to the AVDD
pin, which is on the periphery of package, without the inductance of vias.
Figure 40 shows the PLL power supply filter circuit.
Figure 40. PLL Power Supply Filter Circuit
VDD
AVDD (or L2AVDD)
2.2 F
GND
Low ESL Surface Mount Capacitors
10
Ω
相关PDF资料
PDF描述
MPC8343CVRADD 32-BIT, 266 MHz, RISC PROCESSOR, PBGA620
MC68060RC66 32-BIT, 66 MHz, MICROPROCESSOR, CPGA206
MC68LC060FE50 32-BIT, 50 MHz, MICROPROCESSOR, CQFP208
MCAQE16G6MPP-MXA FLASH MEMORY DRIVE CONTROLLER, PQFP
MSP430F2416TPM 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
MPC8349ZUALFB 功能描述:微处理器 - MPU 8349 TBGA W/O ENCRYP RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8358 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC⑩ II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications
MPC8358CVRADDDA 功能描述:微处理器 - MPU 8358 PBGA NON-ENC NO-PB RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8358CVRAGDDA 功能描述:微处理器 - MPU 8358 PBGA NON-ENC NO-PB RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8358CVRAGDGA 功能描述:微处理器 - MPU 8358 PBGA NON-ENC NO-PB RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324