
MPC92459
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
455
Table 1. Pin Configurations
Pin
I/O
Default
Type
Function
XTAL_IN, XTAL_OUT
Analog
Crystal oscillator interface
fREF_EXT
Input
0
LVCMOS Alternative PLL reference input
fOUT, fOUT
Output
LVDS
Differential clock output
TEST
Output
LVCMOS Test and device diagnosis output
XTAL_SEL
Input
1
LVCMOS PLL reference select input
PWR_DOWN
Input
0
LVCMOS Configuration input for power down mode. Assertion (deassertion) of power down will
decrease (increase) the output frequency by a ratio of 16 in 4 discrete steps.
PWR_DOWN assertion (deassertion) is synchronous to the input reference clock.
S_LOAD
Input
0
LVCMOS Serial configuration control input. This inputs controls the loading of the configuration
latches with the contents of the shift register. The latches will be transparent when this
signal is high, thus the data must be stable on the high-to-low transition.
P_LOAD
Input
1
LVCMOS Parallel configuration control input. this input controls the loading of the configuration
latches with the content of the parallel inputs (M and N). The latches will be
transparent when this signal is low, thus the parallel data must be stable on the
low-to-high transition of P_LOAD. P_LOAD is state sensitive.
S_DATA
Input
0
LVCMOS Serial configuration data input.
S_CLOCK
Input
0
LVCMOS Serial configuration clock input.
M[0:6]
Input
1
LVCMOS Parallel configuration for PLL feedback divider (M).
M is sampled on the low-to-high transition of P_LOAD.
N[1:0]
Input
1
LVCMOS Parallel configuration for Post-PLL divider (N).
N is sampled on the low-to-high transition of P_LOAD
OE
Input
1
LVCMOS Output enable (active high)
The output enable is synchronous to the output clock to eliminate the possibility of runt
pulses on the fOUT output. OE = L low stops fOUT in the logic low state
(fOUT = L, fOUT = H).
GND
Supply
Ground
Negative power supply (GND).
VCC
Supply
VCC
Positive power supply for I/O and core. All VCC pins must be connected to the positive
power supply for correct operation.
VCC_PLL
Supply
VCC
PLL positive power supply (analog power supply).
Table 2. Output Frequency Range and PLL Post-Divider N
PWR_DOWN
N
VCO Output
Frequency Division
fOUT Frequency Range
1
0
0
2
200 – 450 MHz
0
1
4
100 – 225 MHz
0
1
0
8
50 – 112.5 MHz
0
1
400 – 900 MHz
1
0
32
12.5 – 28.125 MHz
1
0
1
64
6.25 – 14.0625 MHz
1
0
128
3.125 – 7.03125 MHz
MPC92459
900 MHz Low Voltage LVDS Clock Synthesizer
NETCOM
IDT 900 MHz Low Voltage LVDS Clock Synthesizer
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC92459
3