- 您现在的位置：买卖IC网 > PDF目录95995 > MPC92459FA (INTEGRATED DEVICE TECHNOLOGY INC) 900 MHz, OTHER CLOCK GENERATOR, PQFP32 PDF资料下载
参数资料
| 型号： | MPC92459FA |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 900 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| 封装： | LQFP-32 |
| 文件页数： | 8/10页 |
| 文件大小： | 376K |
| 代理商： | MPC92459FA |
MPC92459
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
459
PROGRAMMING INTERFACE
Programming the MPC92459
Programming the MPC92459 amounts to properly
configuring the internal PLL dividers to produce the desired
synthesized frequency at the output. The output frequency can
be represented by this formula:
fOUT = (fXTAL ÷ 2) (M 4) ÷ (N 2) or
(1)
fOUT = fXTAL M ÷ N(2)
where fXTAL is the crystal frequency, M is the PLL
feedback-divider and N is the PLL post-divider. The input
frequency and the selection of the feedback divider M is limited
by the VCO-frequency range. fXTAL and M must be configured
to match the VCO frequency range of 800 to 1800 MHz in order
to achieve stable PLL operation:
MMIN = fVCO,MIN ÷ (2 fXTAL) and
(3)
MMAX = fVCO,MAX ÷ (2 fXTAL)(4)
For instance, the use of a 16 MHz input frequency requires
the configuration of the PLL feedback divider between M = 25
and M = 56. Table 8 shows the usable VCO frequency and M
divider range for other example input frequencies.
Assuming that a 16 MHz input frequency is used,
equation (2) reduces to:
fOUT = 16 M ÷ N
Substituting N for the four available values for N (1, 2, 4, 8)
yields:
Example Calculation for an 16 MHz Input Frequency
For example, if an output frequency of 384 MHz was desired,
the following steps would be taken to identify the appropriate M
and N values. 384 MHz falls within the frequency range set by
an N value of 2, so N[1:0]=00. For N = 2, fOUT = 8 M and
M = fOUT ÷ 8. Therefore, M = 384 ÷ 8 = 48, so
M[6:0] = 0110000. Following this procedure a user can generate
any whole frequency between 50 MHz and 900 MHz. The size
of the programmable frequency steps will be equal to:
fSTEP = fXTAL ÷ N
APPLICATIONS INFORMATION
Using the Parallel and Serial Interface
The M and N counters can be loaded either through a parallel
or serial interface. The parallel interface is controlled via the
P_LOAD signal such that a LOW to HIGH transition will latch
the information present on the M[6:0] and N[1:0] inputs into the
M and N counters. When the P_LOAD signal is LOW the input
latches will be transparent and any changes on the M[6:0] and
N[1:0] inputs will affect the fOUT output pair. To use the serial
port the S_CLOCK signal samples the information on the
S_DATA line and loads it into a 12 bit shift register. Note that the
P_LOAD signal must be HIGH for the serial load operation to
function. The Test register is loaded with the first three bits, the
N register with the next two, and the M register with the final
eight bits of the data stream on the S_DATA input. For each
register the most significant bit is loaded first (T2, N1, and M6).
A pulse on the S_LOAD pin after the shift register is fully loaded
will transfer the divide values into the counters. The HIGH to
LOW transition on the S_LOAD input will latch the new divide
values into the counters. Figure 3 illustrates the timing diagram
for both a parallel and a serial load of the MPC92459
synthesizer.
M[6:0] and N[1:0] are normally specified once at power-up
through the parallel interface, and then possibly again through
the serial interface. This approach allows the application to
come up at one frequency and then change or fine-tune the
clock as the ability to control the serial interface becomes
available.
Using the Test and Diagnosis Output TEST
The TEST output provides visibility for one of the several
internal nodes as determined by the T[2:0] bits in the serial
configuration stream. It is not configurable through the parallel
interface. Although it is possible to select the node that
represents fOUT, the LVCMOS output is not able to toggle fast
enough for higher output frequencies and should only be used
for test and diagnosis.
The T2, T1, and T0 control bits are preset to ‘000' when
P_LOAD is LOW so that the PECL fOUT outputs are as jitter-free
as possible. Any active signal on the TEST output pin will have
detrimental affects on the jitter of the PECL output pair. In
normal operations, jitter specifications are only guaranteed if
the TEST output is static. The serial configuration port can be
used to select one of the alternate functions for this pin.
Most of the signals available on the TEST output pin are
useful only for performance verification of the MPC92459 itself.
However, the PLL bypass mode may be of interest at the board
level for functional debug. When T[2:0] is set to 110 the
MPC92459 is placed in PLL bypass mode. In this mode the
S_CLOCK input is fed directly into the M and N dividers. The N
divider drives the fOUT differential pair and the M counter drives
the TEST output pin. In this mode the S_CLOCK input could be
used for low speed board level functional test or debug.
Bypassing the PLL and driving fOUT directly gives the user more
control on the test clocks sent through the clock tree shows the
functional setup of the PLL bypass mode. Because the
S_CLOCK is a CMOS level the input frequency is limited to 200
MHz. This means the fastest the fOUT pin can be toggled via the
S_CLOCK is 100 MHz as the divide ratio of the Post-PLL
divider is 2 (if N = 1). Note that the M counter output on the
TEST output will not be a 50% duty cycle.
Table 9. Output Frequency Range for fXTAL = 16 MHz
N
fOUT
fOUT Range
fOUT Step
1
0
Value
0
2
8
M
200 – 450 MHz
8 MHz
0
1
4
M
100 – 225 MHz
4 MHz
1
0
8
2
M
50 – 112.5 MHz
2 MHz
1
16
M
400 – 900 MHz
16 MHz
MPC92459
900 MHz Low Voltage LVDS Clock Synthesizer
NETCOM
IDT 900 MHz Low Voltage LVDS Clock Synthesizer
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC92459
7
相关PDF资料 |
PDF描述 |
|---|---|
| MPC956FA | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32 |
| MPC990/D | OTHER CLOCK GENERATOR, PQFP52 |
| MPC990FA | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP52 |
| MPC992FA | 375 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32 |
| MPD400 | SILICON, STABISTOR DIODE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC92469 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:400 MHz Low Voltage PECL Clock Synthesizer w/Spread Spectrum |
| MPC92469AC | 功能描述:时钟合成器/抖动清除器 LVPECL Clock Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| MPC92469ACR2 | 功能描述:IC SYNTHESIZER LVPECL 32-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| MPC9259 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
| MPC9259D | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
发布紧急采购，3分钟左右您将得到回复。