- 您现在的位置：买卖IC网 > PDF目录69037 > MPC930FA (INTEGRATED DEVICE TECHNOLOGY INC) 140 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32 PDF资料下载
参数资料
| 型号： | MPC930FA |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 140 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32 |
| 封装： | TQFP-32 |
| 文件页数： | 2/14页 |
| 文件大小： | 544K |
| 代理商： | MPC930FA |
MPC930 MPC931
MOTOROLA
ECLinPS and ECLinPS Lite
DL140 — Rev 3
10
Although the MPC930/931 has several design features to
minimize the susceptibility to power supply noise (isolated
power and grounds and fully differential PLL) there still may
be applications in which overall performance is being
degraded due to system power supply noise. The power
supply filter schemes discussed in this section should be
adequate to eliminate power supply noise related problems
in most designs.
Using the Power Management Features of the
MPC930/931
The MPC930/931 clock driver offers two different features
that designers can take advantage of for managing power
dissipation in their designs. The first feature allows the user
to turn off outputs which drive portions of the system which
may go idle in a sleep mode. The Shut_Dn pins allow for
three different combinations of output shut down schemes.
The schemes are summarized in the function tables in the
data sheet. The MPC930/931 synchronizes the shut down
signals internal to the chip and applies them in a manner
which eliminates the possibility of creating runt pulse on the
outputs. The device waits for the output to go into the “LOW”
state prior to disabling. When the outputs are re–enabled the
device waits and re–enables the output such that the
transition is synchronous and in the proper phase
relationship to the outputs which remained active.
The Power_Dn pin offers another means of implementing
power management schemes into a design. To use this
feature the device must be set up in its normal operating
mode with the Power_Dn pin “LOW”, in addition the user
must use the internal feedback option. If the external
feedback option were used the output frequency reduction
would change the feedback frequency and the PLL will lose
lock. When the Power_Dn pin is driven “HIGH” the
MPC930/931 synchronizes the signal to the internal clock
and then seemlessly reduces the frequency of the outputs by
one half. The Power_Dn signal is synchronized to the
slowest internal VCO clock. It waits until both VCO clocks are
in the “LOW” state and then switches from the nominal speed
VCO clock to the half speed VCO clock. This will in turn
cause the current output pulse to stretch to reflect the
reduction in output frequency. When the Power_Dn pin is
brought back “LOW” the device will again wait until both of
the VCO clocks are “LOW” and then switch to the nominal
VCO clock. This will cause the current output pulses, and all
successive pulses, to shrink to match the higher output
frequency. Both the power up and power down features are
illustrated in the timing diagrams of in this data sheet.
Timing diagrams for both of the power management
features are shown in Figure 3 and Figure 4 on page 3.
Using the On–Board Crystal Oscillator
The MPC930 features an on–board crystal oscillator to
allow for seed clock generation as well as final distribution.
The on–board oscillator is completely self contained so that
the only external component required is the crystal. As the
oscillator is somewhat sensitive to loading on its inputs the
user is advised to mount the crystal as close to the
MPC930/931 as possible to avoid any board level parasitics.
To facilitate co–location surface mount crystals are
recommended, but not required.
The oscillator circuit is a series resonant circuit as
opposed to the more common parallel resonant circuit, this
eliminates the need for large on–board capacitors. Because
the design is a series resonant design for the optimum
frequency accuracy a series resonant crystal should be used
(see specification table below). Unfortunately most off the
shelf crystals are characterized in a parallel resonant mode.
However a parallel resonant crystal is physically no different
than a series resonant crystal, a parallel resonant crystal is
simply a crystal which has been characterized in its parallel
resonant mode. Therefore in the majority of cases a parallel
specified crystal can be used with the MPC930 with just a
minor frequency error due to the actual series resonant
frequency of the parallel resonant specified crystal. Typically
a parallel specified crystal used in a series resonant mode
will exhibit an oscillatory frequency a few hundred ppm lower
than the specified value. For most processor implement–
ations a few hundred ppm translates into kHz inaccuracies, a
level which does not represent a major issue.
Table 4. Crystal Specifications
Parameter
Value
Crystal Cut
Fundamental AT Cut
Resonance
Series Resonance*
Frequency Tolerance
±75ppm at 25°C
Frequency/Temperature Stability
±150pm 0 to 70°C
Operating Range
0 to 70
°C
Shunt Capacitance
5–7pF
Equivalent Series Resistance (ESR)
50 to 80
Max
Correlation Drive Level
100
W
Aging
5ppm/Yr (First 3 Years)
* See accompanying text for series versus parallel resonant
discussion.
The MPC930 is a clock driver which was designed to
generate outputs with programmable frequency relationships
and not a synthesizer with a fixed input frequency. As a result
the crystal input frequency is a function of the desired output
frequency. For a design which utilizes the external feedback
to the PLL the selection of the crystal frequency is straight
forward; simply chose a crystal which is equal in frequency to
the fed back signal. To determine the crystal required to
produce the desired output frequency for an application
which utilizes internal feedback the block diagram of
Figure 15 should be used. The P and the M values for the
MPC930/931 are also included in Figure 15. The M values
can be found in the configuration tables included in this
applications section.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
MPC930 MPC931
Low Voltage PLL Clock Driver
NETCOM
IDT Low Voltage PLL Clock Driver
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC930 MPC931
10
相关PDF资料 |
PDF描述 |
|---|---|
| MPC930FA | 140 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32 |
| MPC972FA | 125 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP52 |
| MPC9850VF | 500 MHz, PROC SPECIFIC CLOCK GENERATOR, PBGA100 |
| MPC9850VMR2 | 500 MHz, PROC SPECIFIC CLOCK GENERATOR, PBGA100 |
| MPC9850VMR2 | 500 MHz, PROC SPECIFIC CLOCK GENERATOR, PBGA100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC931 | 制造商:Motorola Inc 功能描述: |
| MPC9315 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:2.5V and 3.3V CMOS PLL Clock Generator and Driver |
| MPC9315AC | 功能描述:锁相环 - PLL 2.5 3.3V 160MHz Clock Generator RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| MPC9315ACR2 | 功能描述:时钟发生器及支持产品 FSL 1-8 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC9315FA | 功能描述:锁相环 - PLL 2.5 3.3V 160MHz Clock Generator RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。