- 您现在的位置：买卖IC网 > PDF目录2099 > MPC9774FAR2 (IDT, Integrated Device Technology Inc)IC PLL CLK GEN 1:14 3.3V 52-LQFP PDF资料下载
参数资料
| 型号： | MPC9774FAR2 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 13/14页 |
| 文件大小： | 0K |
| 描述： | IC PLL CLK GEN 1:14 3.3V 52-LQFP |
| 标准包装： | 1,500 |
| 类型： | PLL 时钟发生器 |
| PLL： | 带旁路 |
| 输入： | LVCMOS |
| 输出： | LVCMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:14 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 125MHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 52-LQFP |
| 供应商设备封装： | 52-TQFP（10x10） |
| 包装： | 带卷 (TR) |
MPC9774 REVISION 5 JANUARY 10, 2013
8
2013 Integrated Device Technology, Inc.
MPC9774 Data Sheet
3.3 V 1:14 LVCMOS PLL CLOCK GENERATOR
Using the MPC9774 in Zero-Delay Applications
Nested clock trees are typical applications for the
MPC9774. Designs using the MPC9774 as LVCMOS PLL
fanout buffer with zero insertion delay will show significantly
lower clock skew than clock distributions developed from
CMOS fanout buffers. The external feedback of the
MPC9774 clock driver allows for its use as a zero delay
buffer. The PLL aligns the feedback clock output edge with
the clock input reference edge resulting a near zero delay
through the device (the propagation delay through the device
is virtually eliminated). The maximum insertion delay of the
device in zero-delay applications is measured between the
reference clock input and any output. This effective delay
consists of the static phase offset, I/O jitter (phase or long-
term jitter), feedback path delay and the output-to-output
skew error relative to the feedback output.
Calculation of Part-to-Part Skew
The MPC9774 zero delay buffer supports applications
where critical clock signal timing can be maintained across
several devices. If the reference clock inputs of two or more
MPC9774 are connected together, the maximum overall
timing uncertainty from the common CCLK input to any
output is:
tSK(PP) = t() + tSK(O) + tPD, LINE(FB) + tJIT() CF
This maximum timing uncertainty consist of 4 components:
static phase offset, output skew, feedback board trace delay
and I/O (phase) jitter:
Figure 5. MPC9774 Maximum Device-to-Device Skew
Due to the statistical nature of I/O jitter a RMS value (1
)
is specified. I/O jitter numbers for other confidence factors
(CF) can be derived from Table 10.
The feedback trace delay is determined by the board
layout and can be used to fine-tune the effective delay
through each device.
Due to the frequency dependence of the static phase
maximum I/O jitter and the specified t() parameter relative to
the input reference frequency results in a precise timing
performance analysis.
In the following example calculation a I/O jitter confidence
factor of 99.7% (
3) is assumed, resulting in a worst case
timing uncertainty from the common input reference clock to
any output of –470 ps to +320 ps relative to CCLK (PLL
feedback =
8, reference frequency = 50 MHz, VCO
frequency = 400 MHz, I/O jitter = 15 ps RMS max., static
phase offset t() = –250 ps to +100 ps):
tSK(PP) = [–250 ps...+100 ps] + [-175 ps...175 ps] +
[(15 ps –3)...(15 ps 3)] + tPD, LINE(FB)
tSK(PP) = [–470 ps...+320 ps] + tPD, LINE(FB)
Figure 6. MPC9774 I/O Jitter
Figure 7. MPC9774 I/O Jitter
tPD,LINE(FB)
tJIT()
±tSK(O)
–t()
+t()
tJIT()
±tSK(O)
tSK(PP)
Max. skew
CCLKCommon
QFBDevice 1
Any QDevice 1
QFBDevice2
Any QDevice 2
Table 10. Confidence Factor CF
CF
Probability of Clock Edge within the Distribution
1
0.68268948
2
0.95449988
3
0.99730007
4
0.99993663
5
0.99999943
6
0.99999999
VCO Frequency [MHz]
200
250
300
350
400
450
500
100
80
60
40
20
0
FB =
8
FB =
32
FB =
16
Maximum I/O Phase Jitter (RMS) versus Frequency Parameter:
PLL Feedback Divider FB
t jit[
]
[p
s]
RMS
t jit
[
][p
s]
RMS
VCO Frequency [MHz]
200
250
300
350
400
450
500
120
100
80
60
40
20
0
FB =
12
FB =
24
Maximum I/O Phase Jitter (RMS) versus Frequency Parameter:
PLL Feedback Divider FB
FB =
48
160
140
相关PDF资料 |
PDF描述 |
|---|---|
| MPC97H74AE | IC PLL CLK GEN 1:14 3.3V 52-LQFP |
| MPC9993AC | IC PLL CLK DRIVER IDCS 32-LQFP |
| MPC99J93AC | IC PLL CLK DRIVER IDCS 32-LQFP |
| MPR032EPR2 | IC CTLR TOUCH SENSOR 8-DFN |
| MPR083QR2 | IC CTLR TOUCH SENSOR PROX 16-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC97H73AE | 功能描述:IC PLL CLK GEN 1:12 3.3V 52-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| MPC97H73AER2 | 功能描述:IC PLL CLK GEN 1:12 3.3V 52-LQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| MPC97H73FA | 功能描述:IC PLL CLK GENERATOR 1:12 52LQFP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MPC97H74AE | 功能描述:时钟发生器及支持产品 FSL 1-14 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC97H74AER2 | 功能描述:时钟发生器及支持产品 FSL 1-14 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。