- 您现在的位置：买卖IC网 > PDF目录26839 > MPC97H73FAR2 (FREESCALE SEMICONDUCTOR INC) PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 PDF资料下载
参数资料
| 型号： | MPC97H73FAR2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| 封装： | LQFP-52 |
| 文件页数： | 4/20页 |
| 文件大小： | 206K |
| 代理商： | MPC97H73FAR2 |
MPC97H73
MOTOROLA
TIMING SOLUTIONS
12
Table 12. Confidence Facter CF
CF
Probability of clock edge within the distribution
± 1s
0.68268948
± 2s
0.95449988
± 3s
0.99730007
± 4s
0.99993663
± 5s
0.99999943
± 6s
0.99999999
The feedback trace delay is determined by the board
layout and can be used to fine-tune the effective delay
through each device.
Due to the frequency dependence of the static phase
offset and I/O jitter, using Figure 9. to Figure 11. to predict a
maximum I/O jitter and the specified t(
) parameter relative to
the input reference frequency results in a precise timing
performance analysis.
In the following example calculation an I/O jitter confidence
factor of 99.7% (
± 3s) is assumed, resulting in a worst case
timing uncertainty from the common input reference clock to
any output of -455 ps to +455 ps relative to CCLK (PLL
feedback =
÷8, reference frequency = 50 MHz, VCO
frequency = 400 MHz, I/O jitter = 13 ps rms max., static
phase offset t() = ± 166 ps):
tSK(PP) =
[–166ps...166ps] + [–250ps...250ps] +
[(13ps
@ –3)...(13ps @ 3)] + tPD, LINE(FB)
tSK(PP) =
[–455ps...455ps] + tPD, LINE(FB)
Figure 9. MPC9772 I/O Jitter
VCO frequency [MHz]
200
250
300
350
400
450 480
160
140
120
100
80
60
40
20
0
FB=÷32
FB=÷16
FB=÷8
FB=÷4
Max. I/O Phase Jitter versus Frequency
Parameter: PLL Feedback Divider FB
tjit(
)[ps]
RMS
Figure 10. MPC9772 I/O Jitter
VCO frequency [MHz]
200
250
300
350
400
450 480
120
100
80
60
40
20
0
FB=÷12
FB=÷24
Max. I/O Phase Jitter versus Frequency
Parameter: PLL Feedback Divider FB
tjit(
)[ps]
RMS
FB=÷6
Figure 11. MPC9772 I/O Jitter
VCO frequency [MHz]
200
250
300
350
400
450 480
140
120
100
80
60
40
20
0
FB=÷20
FB=÷10
FB=÷40
Max. I/O Phase Jitter versus Frequency
Parameter: PLL Feedback Divider FB
tjit(
)[ps]
RMS
Driving Transmission Lines
The MPC97H73 clock driver was designed to drive high
speed signals in a terminated transmission line environment.
To provide the optimum flexibility to the user the output
drivers were designed to exhibit the lowest impedance
possible. With an output impedance of less than 20
the
drivers can drive either parallel or series terminated
transmission lines. For more information on transmission
lines the reader is referred to Motorola application note
AN1091. In most high performance clock networks
point-to-point distribution of signals is the method of choice.
In a point-to-point scheme either series terminated or parallel
terminated transmission lines can be used. The parallel
technique terminates the signal at the end of the line with a
50
resistance to VCC÷2.
This technique draws a fairly high level of DC current and
thus only a single terminated line can be driven by each
output of the MPC97H73 clock driver. For the series
terminated case however there is no DC current draw, thus
相关PDF资料 |
PDF描述 |
|---|---|
| MPC9893AE | 9893 SERIES, PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9894VFR2 | 9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100 |
| MPC998FAR2 | PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC998FA | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9990FAR2 | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC97H74AE | 功能描述:时钟发生器及支持产品 FSL 1-14 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC97H74AER2 | 功能描述:时钟发生器及支持产品 FSL 1-14 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC97H74FA | 功能描述:IC PLL CLK GENERATOR 1:14 52LQFP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MPC980 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:DUAL 3.3V PLL CLOCK GENERATOR |
| MPC9817 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。