- 您现在的位置：买卖IC网 > PDF目录26839 > MPC9991FAR2 (MOTOROLA INC) PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 PDF资料下载
参数资料
| 型号： | MPC9991FAR2 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| 封装： | LQFP-52 |
| 文件页数： | 13/16页 |
| 文件大小： | 215K |
| 代理商： | MPC9991FAR2 |
MPC9991
MOTOROLA
TIMING SOLUTIONS
6
Table 6: PECL DC CHARACTERISTICS (VCC = 3.3V ± 5%, VEE = GND, TA = 0°C to 70°C)a
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
Differential PECL clock inputs (ECLK, ECLK and FB_IN, FB_IN)b
VPP
AC differential input voltagec
0.1
1.3
V
Differential operation
VCMR
Differential cross point voltaged
1.0
VCC-0.3
V
Differential operation
Single-ended PECL clock inputs (TCLK, VCO_SEL, PLL_EN, MR, REF_SEL, SYNC_SEL, FSEL_FB[2:0], FSEL[3:0])
VIH
Input High Voltage
TBD
VIL
Input Low Voltage
TBD
IIN
Input Current
±TBD
A
VIN = TBD or VIN = TBD
PECL clock outputs (QA[3:0], QA[3:0], QB[3:0], QB[3:0], QC[2:0], QC[2:0], QD[1:0], QD[1:0])
VOH
Output High Voltage
TBD
VCC-1.005
TBD
V
Termination 50
W to VTT
VOL
Output Low Voltage
TDB
VCC-1.705
TBD
V
Termination 50
W to VTT
Supply Current
IEE
Maximum Quiescent Supply Current
without output termination current
TBD
mA
VEE pin
ICCe
Maximum Quiescent Supply Current,
outputs terminated 50
W to VTT
TBD
mA
VCC pins
a.
AC characteristics are design targets and pending characterization.
b.
Clock inputs driven by PECL compatible signals.
c.
VPP is the minimum differential input voltage swing required to maintain AC characteristics.
d.
VCMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR (DC)
range and the input swing lies within the VPP (DC) specification.
e.
ICC includes current through the output resistors (all outputs terminated to VTT).
Table 7: ECL DC CHARACTERISTICS (VEE = –3.3V ± 5%, VCC = GND, TA = 0°C to 70°C)a
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
Differential ECL clock inputs (ECLK, ECLK and FB_IN, FB_IN)b
VPP
Differential input voltagec
0.1
1.3
V
Differential operation
VCMR
Differential cross point voltaged
VEE+1.0
-0.3
V
Differential operation
IIN
Input Currenta
±150
A
VIN = VIL or VIN = VIH
Single-ended ECL clock inputs (TCLK, VCO_SEL, PLL_EN, MR, REF_SEL, SYNC_SEL, FSEL_FB[2:0], FSEL[3:0])
VIL
Input Voltage Low
-1.46
V
VIH
Input Voltage High
-1.14
V
IIN
Input Currente
±150
A
VIN = VIL or VIN = VIH
ECL clock outputs (QA[3:0], QA[3:0], QB[3:0], QB[3:0], QC[2:0], QC[2:0], QD[1:0], QD[1:0])
VOH
Output High Voltage
TBD
-1.005
TBD
V
Termination 50
W to VTT
VOL
Output Low Voltage
TBD
-1.705
TBD
V
Termination 50
W to VTT
Supply current and V
IEE
Maximum Quiescent Supply Current
without output termination current
TBD
mA
VEE pin
ICCf
Maximum Quiescent Supply Current,
outputs terminated 50
W to VTT
TBD
mA
VCC pins
a.
DC characteristics are design targets and pending characterization.
b.
Clock inputs driven by PECL compatible signals.
c.
VPP (DC) is the minimum differential input voltage swing required to maintain device functionality.
d.
VCMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR (DC)
range and the input swing lies within the VPP (DC) specification.
e.
Input have internal pullup/pulldown resistors which affect the input current.
f.
ICC includes current through the output resistors (all outputs terminated to VTT).
相关PDF资料 |
PDF描述 |
|---|---|
| MPC99J93FAR2 | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPDU281-2.0 | SILICON DELAY LINE, PDIP16 |
| MPDU282-2.0 | SILICON DELAY LINE, PDIP16 |
| MPDU482-4.5 | SILICON DELAY LINE, PDIP24 |
| MPDU882-4.5 | SILICON DELAY LINE, PDIP40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9992 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:3.3 DIFFRERENTIAL ECL/PECL PLL CLOCK GENERATOR |
| MPC9992AC | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC9992ACR2 | 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC9992FA | 功能描述:锁相环 - PLL 2.5 3.3V 400MHz Clock Generator RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| MPC9992FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 32-Pin LQFP T/R |
发布紧急采购，3分钟左右您将得到回复。