参数资料
型号: MSC8256SVT800B
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 数字信号处理
英文描述: 0-BIT, OTHER DSP, PBGA783
封装: 29 X 29 MM, LEAD FREE, PLASTIC, FCBGA-783
文件页数: 35/68页
文件大小: 910K
代理商: MSC8256SVT800B
MSC8256 Six-Core Digital Signal Processor Data Sheet, Rev. 3
Electrical Characteristics
Freescale Semiconductor
40
Table 22 provides the DDR2 differential specifications for the differential signals MDQS/MDQS and MCK/MCK.
Table 23 provides the DDR3 differential specifications for the differential signals MDQS/MDQS and MCK/MCK.
2.6.2
HSSI AC Timing Specifications
The following subsections define the AC timing requirements for the SerDes reference clocks, the PCI Express data lines, the
Serial RapidIO data lines, and the SGMII data lines.
2.6.2.1
AC Requirements for SerDes Reference Clock
Table 24 lists AC requirements for the SerDes reference clocks.
Note:
Specifications are valid at the recommended operating conditions listed in Table 3.
Table 22. DDR2 SDRAM Differential Electrical Characteristics
Parameter
Symbol
Min
Max
Unit
Input AC differential cross-point voltage
VIXAC
0.5
× GVDD – 0.175
0.5
× GVDD + 0.175
V
Output AC differential cross-point voltage
VOXAC
0.5
× GVDD – 0.125
0.5
× GVDD + 0.125
V
Table 23. DDR3 SDRAM Differential Electrical Characteristics
Parameter
Symbol
Min
Max
Unit
Input AC differential cross-point voltage
VIXAC
0.5
× GVDD – 0.150
0.5
× GVDD + 0.150
V
Output AC differential cross-point voltage
VOXAC
0.5
× GVDD – 0.115
0.5
× GVDD + 0.115
V
Table 24. SR[1–2]_REF_CLK and SR[1–2]_REF_CLK Input Clock Requirements
Parameter
Symbol
Min
Typical
Max
Units
Notes
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK
frequency range
tCLK_REF
100/125
MHz
1
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK clock
frequency tolerance
tCLK_TOL
–350
350
ppm
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK
reference clock duty cycle (measured at 1.6 V)
tCLK_DUTY
40
50
60
%
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK max
deterministic peak-peak jitter at 10-6 BER
tCLK_DJ
——
42
ps
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK total
reference clock jitter at 10-6 BER (peak-to-peak
jitter at ref_clk input)
tCLK_TJ
——
86
ps
2
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK
rising/falling edge rate
tCLKRR/tCLKFR
1—4
V/ns
3
Differential input high voltage
VIH
200
mV
4
Differential input low voltage
VIL
–200
mV
4
Rising edge rate (SR[1–2]_REF_CLK) to falling
edge rate (SR[1–2]_REF_CLK) matching
Rise-Fall
Matching
——
20
%
5, 6
相关PDF资料
PDF描述
MSC8256TVT800B 0-BIT, OTHER DSP, PBGA783
MSC8256SVT1000B 0-BIT, OTHER DSP, PBGA783
MSM5547RS 0 TIMER(S), REAL TIME CLOCK, PDIP42
MSM58321RS 0 TIMER(S), REAL TIME CLOCK, PDIP16
MSM6052GS 4-BIT, MROM, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
MSC8256TAG1000B 制造商:Freescale Semiconductor 功能描述:STARCORE DSP, 6X 1GHZ SC3850 CORES, DDR2/3, SRIO, PCIE, QE, - Trays 制造商:Freescale Semiconductor 功能描述:IC DSP 6X 1GHZ SC3850 783FCBGA
MSC8256TVT1000B 功能描述:数字信号处理器和控制器 - DSP, DSC DSPStarcore 6-core RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MSC8256TVT800B 功能描述:数字信号处理器和控制器 - DSP, DSC DSPStarcore 6-core RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MSC83301 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC83303 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS