- 您现在的位置：买卖IC网 > PDF目录45388 > MSC8256SVT800B (FREESCALE SEMICONDUCTOR INC) 0-BIT, OTHER DSP, PBGA783 PDF资料下载
参数资料
| 型号： | MSC8256SVT800B |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, OTHER DSP, PBGA783 |
| 封装： | 29 X 29 MM, LEAD FREE, PLASTIC, FCBGA-783 |
| 文件页数： | 37/68页 |
| 文件大小： | 910K |
| 代理商： | MSC8256SVT800B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
MSC8256 Six-Core Digital Signal Processor Data Sheet, Rev. 3
Electrical Characteristics
Freescale Semiconductor
42
2.6.2.2
PCI Express AC Physical Layer Specifications
The AC requirements for PCI Express implementations have separate requirements for the Tx and Rx lines. The MSC8256
supports a 2.5 Gbps PCI Express interface defined by the PCI Express Base Specification, Revision 1.0a. The transmitter
specifications are defined in Table 25 and the receiver specifications are defined in Table 26. The parameters are specified at
the component pins. the AC timing specifications do not include REF_CLK jitter.
Note:
Specifications are valid at the recommended operating conditions listed in Table 3.
Table 25. PCI Express (2.5 Gbps) Differential Transmitter (Tx) Output AC Specifications
Parameter
Symbol
Min
Typical
Max
Units
Notes
Unit interval
UI
399.88
400.00
400.12
ps
1
Minimum Tx eye width
TTX-EYE
0.70
—
UI
2, 3
Maximum time between the jitter median and
maximum deviation from the median.
TTX-EYE-MEDIAN-
to-MAX-JITTER
—
0.15
UI
3, 4
AC coupling capacitor
CTX
75
—
200
nF
5
Notes:
1.
Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. No test load is necessarily
associated with this value.
2.
The maximum transmitter jitter can be derived as TTX-MAX-JITTER = 1 – TTX-EYE = 0.3 UI.
3.
Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 8 and measured over
any 250 consecutive Tx UIs. A TTX-EYE = 0.70 UI provides for a total sum of deterministic and random jitter budget of
TTX-JITTER-MAX = 0.30 UI for the transmitter collected over any 250 consecutive Tx UIs. The TTX-EYE-MEDIAN-to-MAX-JITTER
median is less than half of the total Tx jitter budget collected over any 250 consecutive Tx UIs. It should be noted that the
median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either
side is approximately equal as opposed to the averaged time value. Jitter is defined as the measurement variation of the
crossing points (VTX-DIFFp-p = 0 V) in relation to a recovered Tx UI. A recovered Tx UI is calculated over 3500 consecutive
unit intervals of sample data.
4.
Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI.
5.
All transmitters shall be AC-coupled. The AC coupling is required either within the media or within the transmitting component
itself. The SerDes transmitter does not have built-in Tx capacitance. An external AC coupling capacitor is required.
Table 26. PCI Express (2.5 Gbps) Differential Receiver (Rx) Input AC Specifications
Parameter
Symbol
Min
Typical
Max
Units
Notes
Unit Interval
UI
399.88
400.00
400.12
ps
1
Minimum receiver eye width
TRX-EYE
0.4
—
UI
2, 3, 4
Maximum time between the jitter median
and maximum deviation from the median.
TRX-EYE-MEDIAN-to-MAX
-JITTER
—
0.3
UI
3, 4, 5
Notes:
1.
Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. No test load is necessarily
associated with this value.
2.
The maximum interconnect media and transmitter jitter that can be tolerated by the receiver can be derived as
TRX-MAX-JITTER =1 – TRX-EYE = 0.6 UI.
3.
Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 8 should be used as
the Rx device when taking measurements. If the clocks to the Rx and Tx are not derived from the same reference clock, the
Tx UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
4.
A TRX-EYE = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and
interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in
which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any
250 consecutive Tx UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point
in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the
clocks to the Rx and Tx are not derived from the same reference clock, the Tx UI recovered from 3500 consecutive UI must
be used as the reference for the eye diagram.
5.
Jitter is defined as the measurement variation of the crossing points (VRX-DIFFp-p = 0 V) in relation to a recovered Tx UI. A
recovered Tx UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the
250 consecutive UI in the center of the 3500 UI used for calculating the Tx UI. It is recommended that the recovered Tx UI is
calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least
squares and median deviation fits have worked well with experimental and simulated data.
相关PDF资料 |
PDF描述 |
|---|---|
| MSC8256TVT800B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8256SVT1000B | 0-BIT, OTHER DSP, PBGA783 |
| MSM5547RS | 0 TIMER(S), REAL TIME CLOCK, PDIP42 |
| MSM58321RS | 0 TIMER(S), REAL TIME CLOCK, PDIP16 |
| MSM6052GS | 4-BIT, MROM, MICROCONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC8256TAG1000B | 制造商:Freescale Semiconductor 功能描述:STARCORE DSP, 6X 1GHZ SC3850 CORES, DDR2/3, SRIO, PCIE, QE, - Trays 制造商:Freescale Semiconductor 功能描述:IC DSP 6X 1GHZ SC3850 783FCBGA |
| MSC8256TVT1000B | 功能描述:数字信号处理器和控制器 - DSP, DSC DSPStarcore 6-core RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| MSC8256TVT800B | 功能描述:数字信号处理器和控制器 - DSP, DSC DSPStarcore 6-core RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| MSC83301 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC83303 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
发布紧急采购，3分钟左右您将得到回复。