参数资料
型号: MT46V32M4-1
厂商: Micron Technology, Inc.
英文描述: DOUBLE DATA RATE DDR SDRAM
中文描述: 双倍数据速率的DDR SDRAM内存
文件页数: 58/68页
文件大小: 2547K
代理商: MT46V32M4-1
58
128Mb: x4, x8, x16 DDR SDRAM
128Mx4x8x16DDR_C.p65 – Rev. C; Pub. 4/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
128Mb: x4, x8, x16
DDR SDRAM
PRELIMINARY
Figure 30
Data Output Timing –
t
AC and
t
DQSCK
CK
CK#
DQS, or LDQS/UDQS
2
T0
7
T1
T2
T3
T4
T5
T2n
T3n
T4n
T5n
T6
NOTE:
1.tDQSCK is the DQS output window relative to CK and is the
long term
component of DQS skew.
2.
DQs transitioning after DQS transition define tDQSQ window.
3. All DQs must transition by tDQSQ after DQS transitions, regardless of tAC.
4.tAC is the DQ output window relative to CK, and is the
long term
component of DQ skew.
5.tLZ
(
MIN)
and tAC
(
MIN)
are the first valid signal transition.
6.tHZ
(
MAX
,and tAC
(
MAX)
are the latest valid signal transition.
7. READ command with CL = 2 issued at T0.
tRPST
tLZ
(MIN)
tDQSCK
1
(MAX)
tDQSCK
1
(MIN)
tDQSCK
1
(MAX)
tDQSCK
1
(MIN)
tHZ
(MAX)
tRPRE
DQ (Last data valid)
DQ (First data valid)
All DQs collectively
3
tAC
4
(MIN)
tAC
4
(MAX)
tLZ
(MIN)
tHZ
(MAX)
T2
T2
T2n
T3n
T4n
T5n
T2n
T2n
T3n
T3n
T4n
T4n
T5n
T5n
T3
T4
T4
T5
T5
T2
T3
T4
T5
T3
Figure 31
Data Input Timing
DQS
tDQSS
tDQSH
tWPRE
tWPRES
tWPST
tDH
tDS
tDQSL
tDSS2
tDSH1
tDSH1
tDSS2
DM
DQ
CK
CK#
T0
T1
T1n
T2
T2n
T3
DI
b
NOTE:
1.tDSH
(MIN)
generally occurs during tDQSS
(MIN)
.
2.tDSS
(MIN)
generally occurs during tDQSS
(MAX)
.
DON
T CARE
TRANSITIONING DATA
相关PDF资料
PDF描述
MT46V32M4TG-75 DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-75L DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-75Z DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-75ZL DOUBLE DATA RATE DDR SDRAM
MT46V32M4TG-8 DOUBLE DATA RATE DDR SDRAM
相关代理商/技术参数
参数描述