- 您现在的位置：买卖IC网 > PDF目录296642 > MT48LC4M32TG-10 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54 PDF资料下载
参数资料
| 型号： | MT48LC4M32TG-10 |
| 元件分类： | DRAM |
| 英文描述： | 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54 |
| 封装： | 0.400 INCH, PLASTIC, TSOP2-54 |
| 文件页数： | 35/69页 |
| 文件大小： | 6213K |
| 代理商： | MT48LC4M32TG-10 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页
128Mb: x16, x32
MOBILE SDRAM
09005aef8071a76b
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128Mbx16x32Mobile_2.fm - Rev. G (DRAFT) 7/04 EN
40
2001 Micron Technology, Inc. All rights reserved.
NOTE:
tXSR has been met (if the
previous state was self refresh).
2. This table describes alternate bank operation, except where noted; i.e., the current state is for bank n and the com-
mands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given com-
mand is allowable). Exceptions are covered in the notes below.
3. Current state definitions:
Idle:
The bank has been precharged, and tRP has been met.
Row Active:
A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no
register accesses are in progress.
Read:
A READ burst has been initiated, with auto precharge disabled, and has not yet terminated
or been terminated.
Write:
A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated
or been terminated.
Read w/Auto
Precharge Enabled: Starts with registration of a READ command with auto precharge enabled, and ends when
tRP has been met. Once tRP is met, the bank will be in the idle state.
Write w/Auto
Precharge Enabled: Starts with registration of a WRITE command with auto precharge enabled, and ends when
tRP has been met. Once tRP is met, the bank will be in the idle state.
4. AUTO REFRESH, SELF REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.
5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current
state only.
6. All states and sequences not shown are illegal or reserved.
Table 11:
Truth Table – CURRENT STATE BANK n, COMMAND TO BANK m
Notes: 1-6; notes appear below and on next page
CURRENT STATE CS# RAS# CAS# WE# COMMAND (ACTION)
NOTES
Any
H
X
COMMAND INHIBIT (NOP/Continue previous operation)
LH
H
NO OPERATION (NOP/Continue previous operation)
Idle
X
Any Command Otherwise Allowed to Bank m
Row
Activating,
Active, or
Precharging
LL
H
ACTIVE (Select and activate row)
LH
L
H
READ (Select column and start READ burst)
7
LH
L
WRITE (Select column and start WRITE burst)
7
LL
H
L
PRECHARGE
Read
(Auto
Precharge
Disabled)
LL
H
ACTIVE (Select and activate row)
LH
L
H
READ (Select column and start new READ burst)
7, 10
LH
L
WRITE (Select column and start WRITE burst)
7, 11
LL
H
L
PRECHARGE
9
Write
(Auto
Precharge
Disabled)
LL
H
ACTIVE (Select and activate row)
LH
L
H
READ (Select column and start READ burst)
7, 12
LH
L
WRITE (Select column and start new WRITE burst)
7, 13
LL
H
L
PRECHARGE
9
Read
(With Auto
Precharge)
LL
H
ACTIVE (Select and activate row)
LH
L
H
READ (Select column and start new READ burst)
7, 8, 14
LH
L
WRITE (Select column and start WRITE burst)
7, 8, 15
LL
H
L
PRECHARGE
9
Write
(With Auto
Precharge)
LL
H
ACTIVE (Select and activate row)
LH
L
H
READ (Select column and start READ burst)
7, 8, 16
LH
L
WRITE (Select column and start new WRITE burst)
7, 8, 17
LL
H
L
PRECHARGE
9
相关PDF资料 |
PDF描述 |
|---|---|
| MT48V8M16LFB4-8XT | 8M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54 |
| MT48LC4M32LFB5-10ES:G | 4M X 32 SYNCHRONOUS DRAM, 7 ns, PBGA90 |
| MT48V4M32TG-8XT | 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54 |
| MT48LC8M8A2TG-8EL:GIT | 8M X 8 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| MT4JSF6464HIY-80BXX | 64M X 64 DDR DRAM MODULE, ZMA204 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT48LC4M4A1 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:SYNCHRONOUS DRAM |
| MT48LC4M4A1TGS | 制造商:MICRON 制造商全称:Micron Technology 功能描述:SYNCHRONOUS DRAM |
| MT48LC4M4A2 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:SYNCHRONOUS DRAM |
| MT48LC64M4A2 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:SYNCHRONOUS DRAM |
| MT48LC64M4A2_03 | 制造商:MICRON 制造商全称:Micron Technology 功能描述:SYNCHRONOUS DRAM 256Mb: x4, x8, x16 SDRAM |
发布紧急采购，3分钟左右您将得到回复。