- 您现在的位置：买卖IC网 > PDF目录296642 > MT48LC4M32LFB5-10ES:G 4M X 32 SYNCHRONOUS DRAM, 7 ns, PBGA90 PDF资料下载
参数资料
| 型号： | MT48LC4M32LFB5-10ES:G |
| 元件分类： | DRAM |
| 英文描述： | 4M X 32 SYNCHRONOUS DRAM, 7 ns, PBGA90 |
| 封装： | 8 X 13 MM, LEAD FREE, VFBGA-90 |
| 文件页数： | 1/69页 |
| 文件大小： | 6213K |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页
09005aef8071a76b
128Mbx16x32Mobile_1.fm - Rev. J 7/04 EN
1
2001 Micron Technology, Inc. All rights reserved.
128Mb: x16, x32
MOBILE SDRAM
SYNCHRONOUS
DRAM
MT48LC8M16LFF4, MT48V8M16LFF4,
MT48LC8M16TG, MT48V8M16TG,
MT48V8M16P, MT48LC4M32LFF5,
MT48V4M32LFF5
Features
Temperature Compensated Self Refresh (TCSR)
Fully synchronous; all signals registered on positive
edge of system clock
Internal pipelined operation; column address can
be changed every clock cycle
Internal banks for hiding row access/precharge
Programmable burst lengths: 1, 2, 4, 8, or full page
Auto Precharge, includes CONCURRENT auto
precharge, and Auto Refresh Modes
Self Refresh Mode; standard and low power
64ms, 4,096-cycle refresh
LVTTL-compatible inputs and outputs
Low voltage power supply
Partial Array Self Refresh power-saving mode
NOTE:
1. x16 only.
2. x32 only.
Part Number Example:
MT48V8M16LFB5-8
Options
Marking
VDD/VDDQ
3.3V/3.3V
LC
2.5V/2.5V – 1.8V
V
Configurations
8 Meg x 16 (2 Meg x 16 x 4 banks)
8M16
4 Meg x 32 (1 Meg x 32 x 4 banks)
4M32
Package/Ball out
54-ball VFBGA (8mm x 8mm)1
F4
54-ball VFBGA (8mm x 8mm)1 Lead-Free
B4
90-ball VFBGA (8mm x 13mm)2
F5
90-ball VFBGA (8mm x 13mm)2 Lead-Free
B5
54-Pin TSOP II (400 mil)
TG
54-Pin TSOP II (400 mil) Lead-Free
P
Timing (Cycle Time)
7.5ns @ CL = 3 (133 MHz)
-75M
8ns @ CL = 3 (125 MHz)
-8
10ns @ CL = 3 (100 MHz)
-10
Temperature
Commercial (0°C to +70°C)
None
Industrial (-40°C to +85°C)
IT
Extended (-25°C to +75°C)
XT
Table 1:
Configurations
8 MEG X 16
4 MEG X 32
Configuration
2 Meg x 16 x 4
banks
1 Meg x 32 x 4
banks
Refresh Count
4K
Row
Addressing
4K (A0–A11)
Bank
Addressing
4 (BA0, BA1)
Column
Addressing
512 (A0–A8)
256 (A0–A7)
Table 2:
Key Timing Parameters
CL = CAS (READ) latency
SPEED
GRADE
CLOCK
FREQUENCY
ACCESS TIME
tRCD tRP
CL = 1 CL = 2 CL = 3
-75M
133MHz
-
5.4
19ns
-8
125 MHz
–
7ns
20ns
-10
100 MHz
–
7ns
20ns
-75M
100MHz
-
6
-
19ns
-8
100 MHz
–
8ns
–
20ns
-10
83 MHz
–
8ns
–
20ns
-8
50 MHz
19ns
–
20ns
-10
40 MHz
22ns
–
20ns
相关PDF资料 |
PDF描述 |
|---|---|
| MT48V4M32TG-8XT | 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54 |
| MT48LC8M8A2TG-8EL:GIT | 8M X 8 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| MT4JSF6464HIY-80BXX | 64M X 64 DDR DRAM MODULE, ZMA204 |
| MT4JSF6464HY-1G4XX | 64M X 64 DDR DRAM MODULE, ZMA204 |
| MT4LC16M4A7DJ-6S | 16M X 4 FAST PAGE DRAM, 60 ns, PDSO32 |
相关代理商/技术参数 |
参数描述 |
|---|
发布紧急采购，3分钟左右您将得到回复。