参数资料
型号: MT48LC4M32LFB5-10ES:G
元件分类: DRAM
英文描述: 4M X 32 SYNCHRONOUS DRAM, 7 ns, PBGA90
封装: 8 X 13 MM, LEAD FREE, VFBGA-90
文件页数: 8/69页
文件大小: 6213K
128Mb: x16, x32
MOBILE SDRAM
09005aef8071a76b
Micron Technology, Inc., reserves the right to change products or specifications without notice.
128Mbx16x32Mobile_2.fm - Rev. G (DRAFT) 7/04 EN
16
2001 Micron Technology, Inc. All rights reserved.
temperatures would the controller have to select a
higher TCSR level that will guarantee data during SELF
REFRESH.
Every cell in the DRAM requires refreshing due to
the capacitor losing its charge over time. The refresh
rate is dependent on temperature. At higher tempera-
tures a capacitor loses charge quicker than at lower
temperatures, requiring the cells to be refreshed more
often. Historically, during Self Refresh, the refresh rate
has been set to accommodate the worst case, or high-
est temperature range expected.
Thus, during ambient temperatures, the power con-
sumed during refresh was unnecessarily high, because
the refresh rate was set to accommodate the higher
temperatures. Setting E4 and E3, allows the DRAM to
accommodate more specific temperature regions dur-
ing SELF REFRESH. There are four temperature set-
tings, which will vary the SELF REFRESH current
according to the selected temperature. This selectable
refresh rate will save power when the DRAM is operat-
ing at normal temperatures.
Partial Array Self Refresh
For further power savings during SELF REFRESH,
the Partial Array Self Refresh (PASR) feature allows the
controller to select the amount of memory that will be
refreshed during SELF REFRESH. The refresh options
are all banks (banks 0, 1, 2, and 3); two banks (banks 0
and 1); and one bank (bank 0). WRITE and READ com-
mands occur to any bank selected during standard
operation, but only the selected banks in PASR will be
refreshed during SELF REFRESH. It’s important to note
that data in banks 2 and 3 will be lost when the two
bank option is used. Data will be lost in banks 1, 2, and
3 when the one bank option is used.
相关PDF资料
PDF描述
MT48V4M32TG-8XT 4M X 32 SYNCHRONOUS DRAM, 7 ns, PDSO54
MT48LC8M8A2TG-8EL:GIT 8M X 8 SYNCHRONOUS DRAM, 6 ns, PDSO54
MT4JSF6464HIY-80BXX 64M X 64 DDR DRAM MODULE, ZMA204
MT4JSF6464HY-1G4XX 64M X 64 DDR DRAM MODULE, ZMA204
MT4LC16M4A7DJ-6S 16M X 4 FAST PAGE DRAM, 60 ns, PDSO32
相关代理商/技术参数
参数描述