- 您现在的位置：买卖IC网 > PDF目录189001 > NAND01GR4B2BV1E (NUMONYX) 64M X 16 FLASH 1.8V PROM, 25000 ns, PDSO48 PDF资料下载
参数资料
| 型号： | NAND01GR4B2BV1E |
| 厂商： | NUMONYX |
| 元件分类： | PROM |
| 英文描述： | 64M X 16 FLASH 1.8V PROM, 25000 ns, PDSO48 |
| 封装： | 12 X 17 MM, 0.65 MM HEIGHT, ROHS COMPLIANT, PLASTIC, USOP-48 |
| 文件页数： | 30/58页 |
| 文件大小： | 943K |
| 代理商： | NAND01GR4B2BV1E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
NAND512-B, NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B
36/58
Figure 22. Garbage Collection
Garbage Collection
When a data page needs to be modified, it is faster
to write to the first available page, and the previous
page is marked as invalid. After several updates it
is necessary to remove invalid pages to free some
memory space.
To free this memory space and allow further pro-
gram operations it is recommended to implement
a Garbage Collection algorithm. In a Garbage Col-
lection software the valid pages are copied into a
free area and the block containing the invalid pag-
es is erased (see Figure 22.).
Wear-leveling Algorithm
For write-intensive applications, it is recommend-
ed to implement a Wear-leveling Algorithm to
monitor and spread the number of write cycles per
block.
In memories that do not use a Wear-Leveling Al-
gorithm not all blocks get used at the same rate.
Blocks with long-lived data do not endure as many
write cycles as the blocks with frequently-changed
data.
The Wear-leveling Algorithm ensures that equal
use is made of all the available write cycles for
each block. There are two wear-leveling levels:
■
First Level Wear-leveling, new data is
programmed to the free blocks that have had
the fewest write cycles
■
Second Level Wear-leveling, long-lived data is
copied to another block so that the original
block can be used for more frequently-
changed data.
The Second Level Wear-leveling is triggered when
the difference between the maximum and the min-
imum number of write cycles per block reaches a
specific threshold.
Error Correction Code
An Error Correction Code (ECC) can be imple-
mented in the Nand Flash memories to identify
and correct errors in the data.
For every 2048 bits in the device it is recommend-
ed to implement 22 bits of ECC (16 bits for line par-
ity plus 6 bits for column parity).
An ECC model is available in VHDL or Verilog.
Contact the nearest ST Microelectronics sales of-
fice for more details.
Figure 23. Error Detection
Valid
Page
Invalid
Page
Free
Page
(Erased)
Old Area
AI07599B
New Area (After GC)
New ECC generated
during read
XOR previous ECC
with new ECC
All results
= zero?
22 bit data = 0
YES
11 bit data = 1
NO
1 bit data = 1
Correctable
Error
ECC Error
No Error
ai08332
>1 bit
= zero?
YES
NO
相关PDF资料 |
PDF描述 |
|---|---|
| NAND512W4B2BN6T | 32M X 16 FLASH 3V PROM, 25000 ns, PDSO48 |
| NAND01GR4B2BV1T | 64M X 16 FLASH 1.8V PROM, 25000 ns, PDSO48 |
| NAND01GR4B2CV6T | 64M X 16 FLASH 1.8V PROM, 25000 ns, PDSO48 |
| NAND01GR4B2CZA1E | 64M X 16 FLASH 1.8V PROM, 25000 ns, PBGA63 |
| NAND01GW3A0BZB1 | 128M X 8 FLASH 3V PROM, 35 ns, PBGA63 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NAND01GR4B2BZA1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory |
| NAND01GR4B2BZA1E | 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:1-Gbit, 2-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, NAND flash memory |
| NAND01GR4B2BZA1F | 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:1-Gbit, 2-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, NAND flash memory |
| NAND01GR4B2BZA6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory |
| NAND01GR4B2BZA6E | 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:1-Gbit, 2-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, NAND flash memory |
发布紧急采购，3分钟左右您将得到回复。