参数资料
| 型号： | NB4L339MNGEVB |
| 厂商： | ON Semiconductor |
| 文件页数： | 3/7页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR NB4L339MNG |
| 标准包装： | 1 |
| 系列： | * |
NB4L339MNGEVB
Slide Switches
V EE
+1.3 V
or
+0.5 V
VEE = ? 1.3 V or ? 0.5 V
SMAGND (VTT) = 0 V
DIVSEL
SMAGND
(VTT)
MR
Digital
Oscilliscope
or Frequency
Counter
Power Supply
Signal
CLK
CLKx
Q
Generator
CLK
CLKx
Q
+2.0 V
V CC = 2.0 V
Trigger
V CC
CLKSEL
EN
Trigger
Figure 2. NB4L339 Board Setup Time Domain (Differential Mode)
NOTE: All differential cable pairs must be matched.
For single ? ended operation, CLKx needs to be tied to V TT
through the internal 50 W resistor.
Step 3: Setup Input Signals
Set the signal generator output amplitude to 500 mV.
Set the generator output for a square wave clock signal
with a 50% duty cycle.
Step 4: Connect Output Signals
The LVPECL Qxn and Qxn outputs have standard, open
emitter outputs and must be externally DC loaded and AC
terminated. A split power supply technique takes advantage
of terminating the LVPECL outputs into 50 W of an
oscilloscope or a frequency counter. Since V TT = V CC ? 2 V,
offsetting V CC to +2.0 V yields V TT = 0 V or Ground
(SMAGND). The V TT terminal connects to the isolated
SMAGND connector ground plane, and is not to be
confused with the device ground pin (V EE ).
Connect the Q and Q outputs of the device to the
sampling head must have internal 50 W termination to
ground.
NOTE: When single ? ended output is being used, the
unconnected output for the pair must be
terminated to V TT through a 50 W resistor for
best operation. Unused outputs pairs may be left
unconnected. Since V TT = 0 V, a standard 50 W
SMA termination is recommended.
Step 5: Set CLKSEL, DIVSEL, EN and MR
The CLKSEL, DIVSEL, EN and MR control pins can be
controlled from an external source via the appropriate SMA
connector, or using the slide switches located on the board,
as indicated in Figure 2. In order to use the slide switches,
the jumpers/shunts on the bottom side of the board must be
installed. When using an external source, remove the jumper
for that pin. Refer to the NB4L339 datasheet for details on
the proper settings for these pins.
oscilloscope with matched cables. The oscilloscope
http://onsemi.com
3
相关PDF资料 |
PDF描述 |
|---|---|
| NB4N11MDTEVB | BOARD EVAL FOR NB4N11MD |
| NB4N441MNGEVB | BOARD EVAL NB4N441MNG |
| NB4N507ADEVB | BOARD EVAL FOR BBG NB4N507AD |
| NB4N855SMEVB | CUSTOMER EVALUATION BRD |
| NB6L11MMNGEVB | BOARD EVAL NB6L11MMN CLK BUFFER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NB4L339MNR2G | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider / Fan−Out Buffer |
| NB4L339MNR4G | 功能描述:时钟驱动器及分配 2.7V 622MHZ CLK DIST RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| NB4L52 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with Reset Multi-Level Inputs to LVPECL Translator w/ Internal Termination |
| NB4L52_07 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with Reset Multi-Level Inputs to LVPECL Translator w/ Internal Termination |
| NB4L52MNG | 功能描述:转换 - 电压电平 ANA ECL D FF W/DIFF RESET RoHS:否 制造商:Micrel 类型:CML/LVDS/LVPECL to LVCMOS/LVTTL 传播延迟时间:1.9 ns 电源电流:14 mA 电源电压-最大:3.6 V 电源电压-最小:3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:MLF-8 |
发布紧急采购，3分钟左右您将得到回复。