参数资料
| 型号： | NCP4331DR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 15/22页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM 16-SOIC |
| 标准包装： | 2,500 |
| PWM 型： | 控制器 |
| 输出数： | 2 |
| 频率 - 最大： | 400kHz |
| 电源电压： | 最高 30V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 包装： | 带卷 (TR) |
NCP4331
turn on the low-side MOSFET is significantly
minimized (no Miller plateau) and the switching
losses are very low.
2. Low-side Turn Off (t1) : The high-side MOSFET
turns on about 70 ns after the low-side opening.
During this 70 ns time when both switches are off,
the body diode of the low-side MOSFET derives
the coil current (in nominal load condition, when
the coil current is positive, i.e., when it flows
toward the output). As a result, the low-side
MOSFET turns off while its drain-source voltage
keeps around zero due to its body diode activation.
Again, the energy Qg to be extracted for opening
the low-side MOSFET is small and the switching
losses are low.
3. High-side Turn Off (t4) : The low-side MOSFET
turns on 70 ns before the high-side MOSFET
turns off. Hence, just before t4, the input voltage
being low and the low-side MOSFET being on,
the voltage across the high-side MOSFET is
nearly zero while the low-side MOSFET generally
already derives the major part of the coil current.
Finally, this transition is very soft (low current, no
voltage)
Only the high-side turn on (t2) that leads to switch the full
current and voltage, is “hard”. This sequencing that makes
soft 3 transitions over 4, helps maximize the efficiency of the
post-regulator.
Other Drive Constraints
The post-regulator is the seat of large “dV/dt” that may
disturb the system operation if the drivers are not strong
enough to contain them. There are two “dV/dt” the circuit
must face:
1. When the high-side MOSFET turns on, the
potential of the “HB” node sharply increases and
hence, it produces a huge current through the C rss
capacitor of the low-side MOSFET. This current
may lead to a parasitic turn on of the low-side
MOSFET if the driver impedance is too high to
absorb this current without a significant increase
of the driver voltage. For instance, a 30 V / 10 ns
dV/dt produces a 450 mA current through a
150 pF C rss (450 = 150 pF ? (30 V / 10 ns)). If the
driver voltage must keep below 2.5 V to prevent
unwanted turn on, the driver sink resistor should
be less than: R sink = (2.5 V/0.45 A) = 5.5 W .
2. Similarly, the sink capability of the high-side
driver must be high enough to face the high dV/dt
that occurs when the post-regulator input voltage
abruptly turns high. Again, a 30 V / 10 ns dV/dt
would produce a 450 mA current through a 150 pF
C rss and the driver sink resistor should be less
than: R sink = 5.5 W .
Finally, the immunity to (dV/dt)s is the main criterion in
the dimensioning of the driver sink capability. Both the low
and high side drivers that features a 4 W maximal sink
resistance, allows a robust post-regulator operation.
It must be noted that the drivers remain in a sinking mode
whenever the circuit is off following an Undervoltage
Lockout condition, the activation of the thermal shutdown
or an undervoltage condition.
Synchronization Block
The “SYNC” pin is designed to receive the post-regulator
input voltage (“V in ” of the application schematic). When
this voltage drops below the 2.5 V internal threshold, the
circuit generates a “RESET” pulse signal that is long enough
(about 250 ns) to:
? Activate the internal switch that is implemented to
ground and fully discharge the C RAMP timing capacitor.
The circuit is then initialized for a next cycle.
? Reset the PWM latch and hence, initiate a
free-wheeling phase (the circuit turns on the low-side
MOSFET and 70 ns later, it opens the high-side
MOSFET).
SYNC
V DD
SYNC
+
-
S
Q
+
V sync H/
Delay
R
Q
V sync L
RESET
RESET
Figure 24. Synchronization Block
The synchronization block generates a short reset pulse. Its duration (“delay) is 250 ns typically.
Delay
The voltage that is applied to the “SYNC” pin, may be
slightly negative during one part of the period. The
NCP4331 incorporates a negative protection system that
clamps the negative spikes that may cause an improper
operation of the circuit. The protection is fully effective as
long as the pin 16 source current is kept below 2 mA.
http://onsemi.com
15
相关PDF资料 |
PDF描述 |
|---|---|
| NCP4350DR2G | IC SUPERVISOR DESKTOP PS 16-SOIC |
| NCP4523G3T1G | IC REG LDO CMOS 3CH FOR RF 8SSOP |
| NCP4561SN28T1 | IC REG LDO 2.8V 80MA 5TSOP |
| NCP4586DMU25TCG | IC REG LDO 2.5V .15A UDFN4 |
| NCP4587DMX30TCG | IC REG LDO 3V .15A 6-XDFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP433FCT2G | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:1.5A Ultra-Small Controlled Load Switch with Auto-Discharge Path |
| NCP434 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2A Ultra-Small Controlled Load Switch with |
| NCP434FCT2G | 制造商:ON Semiconductor 功能描述:2A LOAD SWITCH WITH DISCH - Tape and Reel 制造商:ON Semiconductor 功能描述:REEL / 2A LOAD SWITCH WITH DISCH |
| NCP435 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2A Ultra-Small Controlled Load Switch with |
| NCP4350DR2G | 功能描述:IC SUPERVISOR DESKTOP PS 16-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:推挽式，图腾柱 复位:低有效 复位超时:最小 145 ms 电压 - 阀值:2.64V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-WQFN 裸露焊盘 供应商设备封装:16-TQFN-EP（4x4） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。