参数资料
型号: NCP5380AMNR2G
厂商: ON Semiconductor
文件页数: 27/28页
文件大小: 0K
描述: IC CTLR SYNC BUCK SGL 32QFN
标准包装: 5,000
应用: 控制器,Intel VR11
输入电压: 5V
输出数: 1
输出电压: 0.5 V ~ 1.6 V
工作温度: -40°C ~ 100°C
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘
供应商设备封装: 32-QFN(5x5)
包装: 带卷 (TR)
NCP5380, NCP5380A
LAYOUT AND COMPONENT PLACEMENT
The following guidelines are recommended for optimal
performance of a switching regulator in a PC system.
General Recommendations
1. For best results, use a PCB of four or more layers.
This should provide the needed versatility for
control circuitry interconnections with optimal
placement; power planes for ground, input, and
output; and wide interconnection traces in the rest
of the power delivery current paths. Keep in mind
that each square unit of 1 oz copper trace has a
resistance of ~0.53 m W at room temperature.
2. When high currents must be routed between PCB
layers, vias should be used liberally to create
several parallel current paths so that the resistance
and inductance introduced by these current paths is
minimized and the via current rating is not
exceeded.
3. If critical signal lines (including the output voltage
sense lines of the NCP5380/A) must cross through
power circuitry, it is best if a signal ground plane
can be interposed between those signal lines and
the traces of the power circuitry. This serves as a
shield to minimize noise injection into the signals
at the expense of increasing signal ground noise.
4. An analog ground plane should be used around
and under the NCP5380/A for referencing the
components associated with the controller. This
plane should be tied to the nearest ground of the
output decoupling capacitor, but should not be tied
to any other power circuitry to prevent power
currents from flowing into the plane.
5. The components around the NCP5380/A should be
located close to the controller with short traces.
The most important traces to keep short and away
from other traces are those to the FB and CSFB
pins. Refer to Figure 24 for more details on the
layout for the CSFB node.
6. The output capacitors should be connected as close
as possible to the load (or connector) that receives
the power (for example, a microprocessor core). If
the load is distributed, the capacitors should also
be distributed and generally placed in greater
proportion where the load is more dynamic.
7. Avoid crossing signal lines over the switching
power path loop, as described in the Power
Circuitry section.
Power Circuitry
1. The switching power path on the PCB should be
routed to encompass the shortest possible length to
minimize radiated switching noise energy (that is,
EMI) and conduction losses in the board. Failure
to take proper precautions often results in EMI
problems for the entire PC system as well as
noise ? related operational problems in the
power ? converter control circuitry. The switching
power path is the loop formed by the current path
through the input capacitors and the power
MOSFETs, including all interconnecting PCB
traces and planes. The use of short, wide
interconnection traces is especially critical in this
path for two reasons: it minimizes the inductance
in the switching loop, which can cause high energy
ringing, and it accommodates the high current
demand with minimal voltage loss.
2. When a power ? dissipating component (for
example, a power MOSFET) is soldered to a PCB,
the liberal use of vias, both directly on the
mounting pad and immediately surrounding it, is
recommended. Two important reasons for this are
improved current rating through the vias and
improved thermal performance from vias extended
to the opposite side of the PCB, where a plane can
more readily transfer heat to the surrounding air.
To achieve optimal thermal dissipation, mirror the
pad configurations used to heat sink the MOSFETs
on the opposite side of the PCB. In addition,
improvements in thermal performance can be
obtained using the largest possible pad area.
3. The output power path should also be routed to
encompass a short distance. The output power path
is formed by the current path through the inductor,
the output capacitors, and the load.
4. For best EMI containment, a solid power ground
plane should be used as one of the inner layers and
extended under all power components.
Signal Circuitry
1. The output voltage is sensed and regulated
between the FB and FBRTN pins, and the traces of
these pins should be connected to the signal
ground of the load. To avoid differential mode
noise pickup in the sensed signal, the loop area
should be as small as possible. Therefore, the FB
and FBRTN traces should be routed adjacent to
each other, atop the power ground plane, and back
to the controller.
2. The feedback traces from the switch nodes should
be connected as close as possible to the inductor.
The CSREF signal should be Kelvin connected to
the center point of the copper bar, which is the
V CC common node for the inductor.
3. On the back of the NCP5380/A package, there is a
metal pad that can be used to heat sink the device.
Therefore, running vias under the NCP5380/A is
not recommended because the metal pad may
cause shorting between vias.
http://onsemi.com
27
相关PDF资料
PDF描述
NCP5381AMNR2G IC BUCK CTLR 2/3/4PHASE 40-QFN
NCP5381MNR2G IC CTLR BUCK 2/3/4PHASE 40-QFN
NCP5382MNR2G IC BUCK CTLR 2-6PHASE 48-QFN
NCP5383MNR2G IC REG CTRLR BUCK PWM 24-QFN
NCP5385MNR2G IC CTLR BUCK 2/3/4PHASE 40-QFN
相关代理商/技术参数
参数描述
NCP5380MNR2G 功能描述:DC/DC 开关控制器 IMVP6.5 BUCK CTRL RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK
NCP5381 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:AC-DC Offline Switching Controllers/Regulators
NCP5381A 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:2/3/4 Phase Buck Controller for VR10 and VR11 Pentium IV Processor Applications
NCP5381AMNR2G 功能描述:DC/DC 开关控制器 2/3/4 PHASE CNTRLR RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK
NCP5381MNR2G 功能描述:DC/DC 开关控制器 ANA 2/3/4 PHSE BUCK CNTLR RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK