- 您现在的位置：买卖IC网 > PDF目录15211 > NCP5425DBG (ON Semiconductor)IC REG CTRLR BUCK PWM VM 20TSSOP PDF资料下载
参数资料
| 型号： | NCP5425DBG |
| 厂商： | ON Semiconductor |
| 文件页数： | 15/22页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 20TSSOP |
| 标准包装： | 75 |
| PWM 型： | 电压模式 |
| 输出数： | 2 |
| 频率 - 最大： | 938kHz |
| 占空比： | 100% |
| 电源电压： | 4.75 V ~ 13.2 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 125°C |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 包装： | 管件 |
NCP5425
Maximum allowable ESR can then be determined
according to the formula:
double?pole network with a slope of ?2.0, a roll?off rate of
?40 dB/decade, and a corner frequency given by:
ESRMAX +
D VESR
D IOUT
fC +
2 p
1
LC
where:
D V ESR =change in output voltage due to ESR
(assigned by the designer)
Once the maximum allowable ESR is determined, the
number of output capacitors can be calculated:
where:
L = input inductor;
C = input capacitor(s).
POWER FET SELECTION
Number of capacitors +
ESRCAP
ESRMAX
FET Basics
The use of a MOSFET as a power switch is compelled by
two reasons: 1) high input impedance ; and 2) fast switching
where:
ESR CAP = maximum ESR per capacitor
(specified in manufacturer ’s data sheet);
ESR MAX = maximum allowable ESR.
The actual output voltage deviation due to ESR can then
be verified and compared to the value assigned by the
designer:
D VESR + D IOUT ESRMAX
Similarly, the maximum allowable ESL is calculated from
the following formula:
times . The electrical characteristics of a MOSFET are
considered to be nearly those of a perfect switch. Control
and drive circuitry power is therefore reduced. Because the
input impedance is so high, it is voltage driven. The input of
the MOSFET acts as if it were a small capacitor, which the
driving circuit must charge at turn on. The lower the drive
impedance, the higher the rate of rise of V GS , and the faster
the turn?on time. Power dissipation in the switching
MOSFET consists of: (1) conduction losses, (2) leakage
losses, (3) turn?on switching losses, (4) turn?off switching
losses, and (5) gate?transitions losses. The latter three losses
ESLMAX +
D VESL
D I
D t
are all proportional to frequency. The most important aspect
of FET performance is the Static Drain?to?Source
LIN +
Input Inductor Selection
A common requirement is that the buck controller must
not disturb the input voltage. One method of achieving this
is by using an input inductor and a bypass capacitor. The
input inductor isolates the supply from the noise generated
in the switching portion of the buck regulator and also limits
the inrush current into the input capacitors during power up.
The inductor ’s limiting effect on the input current slew rate
becomes increasingly beneficial during load transients. The
worst case is when the load changes from no load to full load
(load step), a condition under which the highest voltage
change across the input capacitors is also seen by the input
inductor. An input inductor successfully blocks the ripple
current while placing the transient current requirements on
the input bypass capacitor bank, which has to initially
support the sudden load change. The minimum value for the
input inductor is:
D V
(dl dt)MAX
where:
L IN = input inductor value;
D V = voltage seen by the input inductor during a full load
swing;
(dI/dt) MAX = maximum allowable input current slew rate.
On?Resistance (R DS(ON) ), which affects regulator
efficiency and FET thermal management requirements. The
On?Resistance determines the amount of current a FET can
handle without excessive power dissipation that may cause
overheating and potentially catastrophic failure. As the
drain current rises, especially above the continuous rating,
the On?Resistance also increases. Its positive temperature
coefficient is between +0.6%/ _ C and +0.85%/ _ C. The
higher the On?Resistance, the larger the conduction loss is.
Additionally, the FET gate charge should be low in order to
minimize switching losses and reduce power dissipation.
Both logic level and standard FETs can be used. Voltage
applied to the FET gates depends on the application circuit
used. Both upper and lower gate driver outputs are specified
to drive to within 1.5 V of ground when in the low state and
to within 2.0 V of their respective bias supplies when in the
high state. In practice, the FET gates will be driven
rail?to?rail due to overshoot caused by the capacitive load
they present to the controller IC.
Switching (Upper) FET Selection
The designer must ensure that the total power dissipation
in the FET switch does not cause the power component’s
junction temperature to exceed 150 _ C. The maximum RMS
current through the switch can be determined by the
following formula:
The designer must select the LC filter pole frequency such
that a minimum of 40 dB attenuation is obtained at the
regulator switching frequency. The LC filter is a
IRMS(H) +
IL(PEAK)2 ) (IL(PEAK)
IL(VALLEY)) ) IL(VALLEY)2
3
D
http://onsemi.com
15
相关PDF资料 |
PDF描述 |
|---|---|
| CAT825RTDI-GT3 | IC SUPERVISOR MPU 2.63V TSOT23-5 |
| ISL6845IUZ-T | IC REG CTRLR BST FLYBK ISO 8MSOP |
| AGM06DRMH-S288 | CONN EDGECARD EXTEND 12POS .156 |
| ISL6845IRZ-T | IC REG CTRLR BST FLYBK ISO 8-DFN |
| VI-2TN-EY-F4 | CONVERTER MOD DC/DC 18.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP5425DBR2 | 功能描述:DC/DC 开关控制器 Dual Synchronous RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP5425DBR2G | 功能描述:DC/DC 开关控制器 Dual Synchronous Buck RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| NCP5425DOEVB | 功能描述:电源管理IC开发工具 ANA SW REG EVAL BRD RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
| NCP5425S0EVB | 制造商:ON Semiconductor 功能描述: |
| NCP5425SOEVB | 功能描述:电源管理IC开发工具 ANA SW REG EVAL BRD RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V |
发布紧急采购，3分钟左右您将得到回复。