- 您现在的位置：买卖IC网 > PDF目录11187 > P89LPC9107FDH,129 (NXP Semiconductors)IC 80C51 MCU FLASH 1K 14-TSSOP PDF资料下载
参数资料
| 型号： | P89LPC9107FDH,129 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 28/39页 |
| 文件大小： | 0K |
| 描述： | IC 80C51 MCU FLASH 1K 14-TSSOP |
| 产品培训模块： | Migrating from 8/16-Bit MCUs to 32-Bit ARMs |
| 标准包装： | 960 |
| 系列： | LPC900 |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 18MHz |
| 连通性： | UART/USART |
| 外围设备： | 欠压检测/复位，LED，POR，PWM，WDT |
| 输入/输出数： | 12 |
| 程序存储器容量： | 1KB（1K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 128 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.4 V ~ 3.6 V |
| 数据转换器： | A/D 4x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 包装： | 管件 |
| 产品目录页面： | 706 (CN2011-ZH PDF) |
| 配用： | DB-TSSOP-LPC9107-ND - BOARD FOR LPC9107 TSSOP 622-1006-ND - SOCKET ADAPTER BOARD 568-4000-ND - DEMO BOARD SPI/I2C TO DUAL UART 568-3510-ND - DEMO BOARD SPI/I2C TO UART 622-1003-ND - KIT FOR LCD DEMO 622-1002-ND - USB IN-CIRCUIT PROG LPC9XX 568-1759-ND - EMULATOR DEBUGGER/PROGRMMR LPC9X |
| 其它名称： | 568-2002-5 935278497129 P89LPC9107FDH-S |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
P89LPC9102_9103_9107_3
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 03 — 10 July 2007
34 of 61
NXP Semiconductors
P89LPC9102/9103/9107
8-bit microcontrollers with two-clock accelerated 80C51 core
8.14.2 Slow-down mode using the DIVM register
Slow-down mode is achieved by dividing down the OSCCLK frequency to generate CCLK.
This division is accomplished by conguring the DIVM register to divide OSCCLK by up to
510 times. This feature makes it possible to temporarily run the CPU at a lower rate,
reducing power consumption. By dividing the clock, the CPU can retain the ability to
respond to events that would not exit Idle mode by executing its normal program at a lower
rate. This can also allow bypassing the oscillator start-up time in cases where
Power-down mode would otherwise be used. The value of DIVM may be changed by the
program at any time without interrupting code execution.
8.14.3 Power-down mode
The Power-down mode stops the oscillator in order to minimize power consumption. The
P89LPC9102/9103/9107 exits Power-down mode via any reset, or certain interrupts. In
Power-down mode, the power supply voltage may be reduced to the data retention
voltage VDDR. This retains the RAM contents at the point where Power-down mode was
entered. SFR contents are not guaranteed after VDD has been lowered to VDDR, therefore
it is highly recommended to wake-up the processor via reset in this case. VDD must be
raised to within the operating range before the Power-down mode is exited.
Some chip functions continue to operate and draw power during Power-down mode,
increasing the total power used during Power-down mode. These include: Brownout
detect, watchdog timer, comparators (note that comparator can be powered-down
separately), and RTC/system timer. The internal RC oscillator is disabled unless both the
RC oscillator has been selected as the system clock and the RTC is enabled.
8.14.4 Total Power-down mode
This is the same as Power-down mode except that the brownout detection circuitry and
the voltage comparators are also disabled to conserve additional power. The internal RC
oscillator is disabled unless both the RC oscillator has been selected as the system clock
and the RTC is enabled. If the internal RC oscillator is used to clock the RTC during
Power-down mode, there will be high power consumption. Please use an external low
frequency clock to achieve low power with the RTC running during Power-down mode.
8.15 Reset
The P1.5/RST pin can function as either an active-LOW reset input or as a digital input,
P1.5. The RPE (Reset Pin Enable) bit in UCFG1, when set to logic 1, enables the external
reset input function on P1.5. When cleared, P1.5 may be used as an input pin.
Remark: During a power-up sequence, the RPE selection is overridden and this pin will
always function as a reset input. An external circuit connected to this pin should not
hold this pin LOW during a power-on sequence as this will keep the device in reset.
After power-up this input will function either as an external reset input or as a digital input
as dened by the RPE bit. Only a power-up reset will temporarily override the selection
dened by RPE bit. Other sources of reset will not override the RPE bit.
characteristics”) before power is reapplied, in order to ensure a power-on reset.
Reset can be triggered from the following sources:
External reset pin (during power-up or if user congured via UCFG1)
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J3L-IW-F1 | CONVERTER MOD DC/DC 28V 100W |
| VI-J3K-IW-F4 | CONVERTER MOD DC/DC 40V 100W |
| VI-J3K-IW-F3 | CONVERTER MOD DC/DC 40V 100W |
| VI-B0L-IX | CONVERTER MOD DC/DC 28V 75W |
| VI-J3K-IW-F1 | CONVERTER MOD DC/DC 40V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P89LPC9107FN | 功能描述:8位微控制器 -MCU 1KFL/128B RAM/8B ADC/PWM/UART RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| P89LPC9107FN,112 | 功能描述:8位微控制器 -MCU 1KFL/128B RAM/8B RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| P89LPC912 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM |
| P89LPC912FDH | 制造商:NXP Semiconductors 功能描述:MCU 8BIT 80C51 1K FLASH TSSOP14 制造商:NXP Semiconductors 功能描述:MCU 8BIT 80C51 1K FLASH, TSSOP14 |
| P89LPC912FDH,129 | 功能描述:8位微控制器 -MCU 80C51 1K FL 128B RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。