参数资料
型号: PC34708VMR2
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 电源管理
英文描述: 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA206
封装: 13 X 13 MM, 0.80 MM PITCH, LEAD FREE, MO-275HHAC-1, MAPBGA-206
文件页数: 153/200页
文件大小: 5160K
代理商: PC34708VMR2
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页当前第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页
Analog Integrated Circuit Device Data
Freescale Semiconductor
56
PC34708
Functional Block Requirements and Behaviors
Power Control Logic Block Description and Application Information
The LOWBATT detection threshold is debounced by the VBATTDB[2:0] SPI bits shown in Table 50.
7.2.9
Power Saving
7.2.9.1
System Standby
A product may be designed to go into DSM after periods of inactivity, the STANDBY pin is provided for board level control of
timing in and out of such deep sleep modes.
When a product is in DSM, it may be able to reduce the overall platform current by lowering the switcher output voltage, changing
the operating mode pf the switchers or disabling some regulators. This can be obtained by controlling the STANDBY pin. The
configuration of the switcher's/LDO's in standby is pre-programmed through the SPI.
A lower power standby mode can be obtained by setting the ON_STBY_LP SPI bit to a one. With the ON_STBY_LP SPI bit set
and the STANDBY pin asserted a lower power standby will be entered. In the on Standby Low Power mode, the switchers should
all be programmed into PFM mode and the LDO's should be configured to Low Power mode when the STANDBY pin is asserted.
The PLL is disabled in this mode so the mini USB will only be able to detect if a charger is inserted. If an audio device, UART, or
a USB OTG device is attached the PMIC will not be able to auto detect it in Low Power Standby mode. It will require the software
to wake up occasionally to allow the mini-USB to detect if a device is attached by de-asserting the STANDBY pin and waking up
for a period to see if a device is attached and then re-asserting Standby, if a device has not been detected. If a device has been
detected then the software can bring up the appropriate application etc.
Note the STANDBY pin is programmable for Active High or Active Low polarity, and that decoding of a Standby event will take
into account the programmed input polarity associated with each pin. For simplicity, Standby will generally be referred to as active
high throughout this document, but as defined in Table 51, active low operation can be accommodated. Finally, since STANDBY
pin activity is driven asynchronously to the system, a finite time is required for the internal logic to qualify and respond to the pin
level changes.
The state of the STANDBY pin only has influence in On mode, and are therefore it is ignored during start up and in the Watchdog
phase. This allows the system to power up without concern of the required Standby polarities since software can make
adjustments accordingly as soon as it is running.
A command to transition to one of the low power Off states (User Off or Memory Hold, initiated with USE-ROFFSPI=1) redefines
the power tree configuration based on SWxMODE programming, and has priority over Standby (which also influences the power
tree configuration).
Table 50. VBATTDB Debounce Times
VATTDB[1:0]
Debounce Time
00
0 (default)
01
2 RTC clock cycles
10
4 RTC clock cycles
11
8 RTC clock cycles
Table 51. Standby Pin and Polarity Control
STANDBY (Pin)
STANDBYINV (SPI bit)
STANDBY Control(45)
0
1
0
1
0
Notes
45.
STANDBY = 0: System is not in Standby STANDBY = 1: System is in Standby
相关PDF资料
PDF描述
PC34708VM 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA206
PC34708VK 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA206
PCF1252-6T 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
PCF1252-8T-T 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
PCF1252-4T-T 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
相关代理商/技术参数
参数描述
PC34709VK 制造商:Freescale Semiconductor 功能描述:PMIC 5SW,6 LDO,BST - Bulk
PC34709VKR2 制造商:Freescale Semiconductor 功能描述:PMIC 5SW,6 LDO,BST - Tape and Reel
PC34710EW 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Adjustable Dual Output Switching Power Supply
PC34710EWR2 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Adjustable Dual Output Switching Power Supply
PC3-48-12 功能描述:DC/DC转换器 3W 12V 0.25A RoHS:否 制造商:Murata 产品: 输出功率: 输入电压范围:3.6 V to 5.5 V 输入电压(标称): 输出端数量:1 输出电压(通道 1):3.3 V 输出电流(通道 1):600 mA 输出电压(通道 2): 输出电流(通道 2): 安装风格:SMD/SMT 封装 / 箱体尺寸: