- 您现在的位置：买卖IC网 > PDF目录20189 > PCA85132U/2DA/Q1,0 (NXP Semiconductors)IC LCD DRIVER 32 UNCASED PDF资料下载
参数资料
| 型号： | PCA85132U/2DA/Q1,0 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 9/62页 |
| 文件大小： | 0K |
| 描述： | IC LCD DRIVER 32 UNCASED |
| 标准包装： | 600 |
| 显示器类型： | LCD |
| 配置： | 多重 |
| 接口： | I²C |
| 数字或字符： | 任何数字类型 |
| 电流 - 电源： | 60µA |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 95°C |
| 封装/外壳： | 模具 |
| 供应商设备封装： | 模具 |
| 包装： | 散装 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
NXP Semiconductors
PCA85132
LCD driver for low multiplex rates
Internal clock — To enable the internal oscillator, pin OSC has to be connected to V SS .
Pin CLK then becomes an output. For further information on the internal clock, see
External clock — To enable the use of an external clock, pin OSC has to be connected to
V DD . Pin CLK then becomes an input for the external clock frequency f clk(ext) . For further
information on the external clock, see Section 7.1.6.3 .
Figure 3 illustrates the frequency generation of the PCA85132.
Fig 3.
Frequency generation of the PCA85132
Remark: A clock signal must always be supplied to the device. Removing the clock may
freeze the LCD in a DC state, which is not suitable for the liquid crystal.
7.1.6.2
7.1.6.3
Internal clock
If the internal oscillator is used, the timing of the PCA85132 is derived from the built-in
oscillator by a pre-scaler which can be configured with the frequency-ctrl command (see
The internal oscillator is calibrated within an accuracy of ±3.9 % (at V DD = 5.0 V;
T amb = 30 °C).
The frequency-ctrl command determines the division factor between the oscillator
frequency f osc and the internal clock frequency f clk(int) . If the internal oscillator is used, the
frame frequency is derived from the internal clock frequency f clk(int) by the fixed division
shown in Equation 1 on page 10 .
If the display is enabled (see bit E in Table 6 ), f clk(int) on pin CLK provides the clock signal
for cascaded LCD drivers in the system. For further information about cascading, see
Section 14.4 on page 44 . The value range of f osc is specified in Table 22 on page 38 .
External clock
If the external clock source is selected, the timing frequency of the PCA85132 is the
external clock frequency. In this case, the frequency-ctrl command has no influence on
the clock frequency nor the frame frequency. The frame frequency is derived from the
external clock frequency f clk(ext) by the fixed division as shown in Equation 1 .
PCA85132
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 11 July 2013
? NXP B.V. 2013. All rights reserved.
9 of 62
相关PDF资料 |
PDF描述 |
|---|---|
| EBC19DREH-S13 | CONN EDGECARD 38POS .100 EXTEND |
| RCC12DRYS | CONN EDGECARD 24POS DIP .100 SLD |
| T86C105K050ESAL | CAP TANT 1UF 50V 10% 2312 |
| R2S8-1209 | CONV DC/DC 2W 12VIN 9VOUT SMD |
| IDT71V416L10BEGI8 | IC SRAM 4MBIT 10NS 48FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PCA85133 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCA85133U/2DA/Q1 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCA85133U/2DA/Q1,0 | 功能描述:IC LCD DRIVER UNIV UNCASED RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A |
| PCA85133U/2DB/Q1 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCA85133U/2DB/Q1,0 | 功能描述:IC LCD DRIVER UNIV UNCASED RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A |
发布紧急采购，3分钟左右您将得到回复。