参数资料
型号: PCM9211PT
厂商: TEXAS INSTRUMENTS INC
元件分类: 网络接口
英文描述: DATACOM, TOKEN RING TRANSCEIVER, PQFP48
封装: GREEN, PLASTIC, LQFP-48
文件页数: 38/121页
文件大小: 1219K
代理商: PCM9211PT
DOUT
LRCK
(OUTPUT)
BCK
(OUTPUT)
0.5V
DD
tBCH
tBC L
tBC Y
t LRD
tDOD
0.5V
DD
0.5V
DD
www.ti.com
SBAS495 – JUNE 2010
In master mode, BCK and LRCK are output from the ADC of PCM9211. BCK and LRCK are generated by the
internal ADC from SCKI, and BCK is fixed as 64fS. DOUT changes on the falling edge of BCK. The detailed
timing specification is shown in Figure 16.
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
tBCY
BCK cycle time
1/64fS
tBCH
BCK high time
0.4 tBCY
0.5 tBCY
0.6 tBCY
tBCL
BCK low time
0.4 tBCY
0.5 tBCY
0.6 tBCY
tLRD
LRCK delay time to BCK falling edge
0
30
ns
tDOD
DOUT delay time from BCK falling edge
0
30
ns
Note:
Load capacitance of output is 20 pF. This timing requirement is applied when ADC clock source (Register
42h/ADCLK) is AUXIN0, AUXIN1 or AUXIN2. This specification is applied for SCK with a frequency less than 25 MHz.
Figure 16. Audio Data Interface Timing (Master Mode: BCK and LRCK Work as Outputs)
Audio Interface Format
The ADC of the PCM9211 supports the following interface formats in both slave and master modes:
24-bit I2S format
24-bit Left-Justified format
24-bit Right-Justified format
16-bit Right-Justified format
All formats are provided twos complement, MSB first. ADC interface formats are set using Register 48h.
ADC and Synchronization with Other Clocks
The PCM9211 operates under the system clock (SCKI) and the audio sampling clock (LRCK). The PCM9211
does not require a specific phase relationship between audio interface clocks (LRCK, BCK) and the system clock
(SCKI), but does require the synchronization in the frequency of LRCK, BCK and SCKI. This requirement allows
SCKI to be provided elsewhere than from LRCK and BCK.
LRCK and BCK require synchronization at all times.
If the relationship between SCKI and LRCK changes more than ±6 BCKs as a result of jitter, a frequency
change, and so forth, the internal operation of the ADC stops within 2/fS, and the digital output will be ZERO
codes until resynchronization between SCKI and LRCK and BCK is completed. Real data begin to be generated
a period of tADCDLY3 later.
Changes or drift less than ±5 BCKs do not cause any issues with the device. Figure 17 shows the ADC digital
output when synchronization is lost.
The ADC output, DOUT, maintains its previous state if the system clock stops.
Copyright 2010, Texas Instruments Incorporated
23
Product Folder Link(s): PCM9211
相关PDF资料
PDF描述
PCN11MF STRIP TERMINAL BLOCK, 1 DECK
PCN12E-32S-2.54DSA 32 CONTACT(S), FEMALE, STRAIGHT TWO PART EURO CONNECTOR, SOLDER, SOCKET
PCN12E-44S-2.54DSA 44 CONTACT(S), FEMALE, STRAIGHT TWO PART EURO CONNECTOR, SOLDER, SOCKET
PCN12E-50S-2.54DSA 50 CONTACT(S), FEMALE, STRAIGHT TWO PART EURO CONNECTOR, SOLDER, SOCKET
PCR-E68LMD 68 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER
相关代理商/技术参数
参数描述
PCM9211PTR 功能描述:音频发送器、接收器、收发器 216kHz Dig Aud Inter face Transceiver RoHS:否 制造商:Cirrus Logic 工作电源电压:3.3 V, 5 V 电源电流:11.8 mA 通道数量:1 最大工作温度:+ 70 C 接口类型:I2C, SPI 安装风格:SMD/SMT 封装 / 箱体:TSSOP-28 封装:
PCM-93 功能描述:电线鉴定 Pre-Printed WM Card, Vinyl Cloth, .22" W RoHS:否 制造商:TE Connectivity / Q-Cees 产品:Labels and Signs 类型: 材料:Vinyl 颜色:Blue 宽度:0.625 in 长度:1 in
PCM-9342 制造商:ADVANTECH 制造商全称:Advantech Co., Ltd. 功能描述:X86 SoC 3.5" SBC with VGA, LCD, LAN, USB, SATA, CF, PC/104
PCM-9342F-64A1E 制造商:ADVANTECH 制造商全称:Advantech Co., Ltd. 功能描述:X86 SoC 3.5" SBC with VGA, LCD, LAN, USB, SATA, CF, PC/104
PCM-9342FZ2-64A1E 制造商:ADVANTECH 制造商全称:Advantech Co., Ltd. 功能描述:X86 SoC 3.5" SBC with VGA, LCD, LAN, USB, SATA, CF, PC/104