参数资料
型号: PCZ33937AEKR2
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 运动控制电子
英文描述: AC MOTOR CONTROLLER, 0.8 A, PDSO54
封装: 0.65 MM PITCH, ROHS COMPLIANT, SOIC-54
文件页数: 26/47页
文件大小: 750K
代理商: PCZ33937AEKR2
Analog Integrated Circuit Device Data
32
Freescale Semiconductor
33937
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
LOGIC COMMANDS AND REGISTERS
COMMAND DESCRIPTIONS
The IC contains internal registers to control the various
operating parameters, modes, and interrupt characteristics.
These commands are sent and status is read via 8-bit SPI
commands. The IC will use the last eight bits in an SPI
transfer, so devices can be daisy-chained. The first three bits
in an SPI word can be considered to be the Command with
the trailing five bits being the data.
The SPI logic will generate a framing error and ignore the
SPI message if the number of received bits is not eight or if it
is not a multiple of eight.
After RST, the first SPI result returned is Status Register 0.
FAULT REPORTING AND INTERRUPT
GENERATION
Different fault conditions described in the previous
chapters can generate an interrupt - INT pin output signal
asserted high. When an interrupt occurs, the source can be
read from Status Register 0, which is also the return word of
most SPI messages.
Faults are latched on occurrence, and the interrupt and
faults are only cleared by sending the corresponding CLINTx
command. A fault that still exists will continue to assert an
interrupt.
Note: If there are multiple pending interrupts, the INT line
will not toggle when one of the faults is cleared. Interrupt
processing circuitry on the host must be level sensitive to
correctly detect multiple simultaneous interrupt.
Thus, when an interrupt occurs, the host can query the IC
by sending a NULL command; the return word contains flags
indicating any faults not cleared since the CLINTx command
was last written (rising edge of CS) and the beginning of the
current SPI command (falling edge of CS). The NULL
command causes no changes to the state of any of the fault
or mask bits.
The logic clearing the fault latches occurs only when:
1. A valid command had been received(i.e. no framing
error);
2. A state change did not occur during the SPI message
(if the bit is being returned as a 0 and a fault change
occurs during the middle of the SPI message, the latch
will remain set). The latch is cleared on the trailing
(rising) edge of the CS pulse. Note, to prevent missing
any faults the CLINTx command should not generally
clear any faults without being observed; i.e. it should
only clear faults returned in the prior NULL response.
Table 7. Command List
Command
Name
Description
000x xxxx
NULL
These commands are used to read IC status. These commands do not change any internal IC status. Returns
Status Register 0-3, depending on sub command.
0010 xxxx
MASK0
Sets a portion of the interrupt mask using lower four bits of command. A “1” bit enables interrupt generation
for that flag. INT remains asserted if uncleared faults are still present. Returns Status Register 0.
0011 xxxx
MASK1
Sets a portion of the interrupt mask using lower four bits of command. A “1” bit enables interrupt generation
for that flag. INT remains asserted if uncleared faults are still present. Returns Status Register 0.
010x xxxx
MODE
Enables Desat/Phase Error Mode. Enables FULLON Mode. Locks further Mode changes. Returns Status
Register 0.
0110 xxxx
CLINT0
Clears a portion of the fault latch corresponding to MASK0 using lower four bits of command. A 1 bit clears
the interrupt latch for that flag. INT remains asserted if other unmasked faults are still present. Returns Status
Register 0.
0111 xxxx
CLINT1
Clears a portion of the fault latch corresponding to MASK1 using lower four bits of command. A 1 bit clears
the interrupt latch for that flag. INT remains asserted if other unmasked faults are still present. Returns Status
Register 0.
100x xxxx
DEADTIME
Set deadtime with calibration technique. Returns Status Register 0.
相关PDF资料
PDF描述
PCZ34670EG SWITCHING REGULATOR, 400 kHz SWITCHING FREQ-MAX, PDSO20
PD69101ILQ SWITCHING CONTROLLER, PQCC24
PDT006A0X43-SRZ DC-DC REG PWR SUPPLY MODULE
PDT012A0X3-SRZ 1-OUTPUT DC-DC REG PWR SUPPLY MODULE
PDT012A0X3-SRDZ 1-OUTPUT DC-DC REG PWR SUPPLY MODULE
相关代理商/技术参数
参数描述
PCZ33999CEK 制造商:Freescale Semiconductor 功能描述:16 LOW SIDE PWM&SPI - Rail/Tube
PD 1/2-0 制造商:TE Connectivity 功能描述:HEATSHRINK END CAP 12.7MM PK100
PD 1/4-0 制造商:TE Connectivity 功能描述:HEATSHRINK END CAP 6.4MM PK100 制造商:TE Connectivity 功能描述:HEATSHRINK, END CAP, 6.4MM, PK100 制造商:TE Connectivity / Raychem 功能描述:HEATSHRINK, END CAP, 6.4MM, PK100; I.D. Supplied - Metric:6.4mm; I.D. Supplied - Imperial:0.251"; I.D. Recovered Max - Metric:2mm; I.D. Recovered Max - Imperial:0.078"; Shrink Ratio:3:1; Shrink Tubing / Boot Material:PO (Polyolefin);;RoHS Compliant: Yes
PD 1/8-0 制造商:TE Connectivity 功能描述:HEATSHRINK END CAP 3.2MM PK100 制造商:TE Connectivity 功能描述:HEATSHRINK, END CAP, 3.2MM, PK100 制造商:TE Connectivity 功能描述:HEATSHRINK, END CAP, 3.2MM, PK100, I.D. Supplied - Metric:3.2mm, I.D. Supplied - 制造商:TE Connectivity 功能描述:HEATSHRINK, END CAP, 3.2MM, PK100, I.D. Supplied - Metric:3.2mm, I.D. Supplied - Imperial:0.125", I.D. Recovered Max - Metric:0.58mm, I.D. Recovered Max - Imperial:0.022", Shrink Ratio:3:1, Shrink Tubing / Boot Material:PO , RoHS Compliant: Yes
PD 2436 制造商:Osram Opto semiconductors 功能描述:Bulk