- 您现在的位置：买卖IC网 > PDF目录378049 > PEF2080 (SIEMENS AG) S/T Bus Interface Circuit(SBC) PDF资料下载
参数资料
| 型号： | PEF2080 |
| 厂商： | SIEMENS AG |
| 英文描述： | S/T Bus Interface Circuit(SBC) |
| 中文描述： | S / T的总线接口电路（SBC）的 |
| 文件页数： | 28/74页 |
| 文件大小： | 2620K |
| 代理商： | PEF2080 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
Semiconductor Group
29
Functional Description
NT and LT-S Applications
The 192-kHz transmit bit clock is synchronized to the IOM clock DCL. In the receive direction two
cases have to be distinguished depending whether a bus or a point-to-point operation is
programmed (pin X3:BUS).
Bus Operation
The 192-kHz receive bit clock is identical to the transmit bit clock, shifted by 4.6
μ
s with respect to
the transmit edge. According to CCITT I.430, the receive frame shall be shifted by two bits with
respect to the transmit frame.
Point-to-Point Operation
The 192-kHz receive bit clock is recovered from the receive data stream on the S interface (the
sampling instant for the receive bits is shifted by 3.9
μ
s with respect to the leading edge of the
derived receive clock). According to CCITT I.430, the receive frame can be shifted by 2-8 bits with
respect to the transmit frame at the NT (LT-S) (Other shifts are allowed by SBC (including 0)).
This operation mode should also be used in extended passive bus applications.
E channel handling
For D-channel access collision resolution, the received D bit is in all cases transmitted as the E bit
in the S-frames.
In addition, in the NT mode the echo bit may be made externally available, thus allowing for the
implementation of a star configuration.
TE Application
The transmit and receive bit clocks are derived, with the help of the DPLL, from the S-interface
receive data strem.
The transmit frame is shifted by two bits with respect to the received frame. The output clocks CP,
DCL and FSC are synchronous to the S-interface timing.
相关PDF资料 |
PDF描述 |
|---|---|
| PEF22554 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF22554E | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF22554HT | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256E | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PEF2080-N | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:S/T Bus Interface Circuit(SBC) |
| PEF2091 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
| PEF2091F | 制造商:未知厂家 制造商全称:未知厂家 功能描述:?ISDN Echocancellation Circuit - 2B1Q Code? |
| PEF2091FV5.3 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
| PEF2091HV5.3 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
发布紧急采购，3分钟左右您将得到回复。