- 您现在的位置：买卖IC网 > PDF目录378049 > PEF2080 (SIEMENS AG) S/T Bus Interface Circuit(SBC) PDF资料下载
参数资料
| 型号： | PEF2080 |
| 厂商： | SIEMENS AG |
| 英文描述： | S/T Bus Interface Circuit(SBC) |
| 中文描述： | S / T的总线接口电路（SBC）的 |
| 文件页数： | 39/74页 |
| 文件大小： | 2620K |
| 代理商： | PEF2080 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
Semiconductor Group
40
Operational Description
As an alternative to clock activation via SDI, the asynchronous wake-up pin ENCK (X3 in TE mode)
can be grounded. In this case the timing given in
figure 22
applies. When ENCK is tied to ground
the IOM-clock pulses are delivered by SBC at all times.
Figure 22
Activation of the IOM
Interface via ENCK (pin X3) in TE Mode (NB: DCL out of scale)
The clock pulses will be enabled again when the SBC recognizes a low level on SDI (command
Timing TIM = “0000”) or when a non-zero level on the S line interface is detected. The clocks are
turned on after approximately 0.5 to 4 ms (dependent on the capacitances on XTAL 1/2).
After the clocks have been enabled this is indicated by the PU code in the C/l channel. The
downstream unit may then insert a valid code in the C/l channel. The continuous supply of timing
signals by the SBC is ensured as long as there is no DIU command in the C/l channel. If timing
signals are no longer required and activation is not yet requested, the downstream unit may indicate
this by sending DIU.
At power up, a reset pulse (RST) should be applied to bring the SBC to a well defined state. This
state is G1 for NT or LT-S mode, and F3 for TE or LT-T mode. The oscillator and energy intensive
analog components are disabled and the S-line awake detector is active after the pulse. All outputs
are in high impedance state during the hardware reset pulse. In TE mode when ENCK is grounded,
however, the SBC will still supply IOM timing during a reset pulse, and the message “Error
Indication” EI is present in the C/l channel. Similarly, in NT mode, activation of pin CP brings the
outputs to low impedance during a reset pulse and the message EI is sent in the C/l channel.
相关PDF资料 |
PDF描述 |
|---|---|
| PEF22554 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF22554E | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF22554HT | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256E | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PEF2080-N | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:S/T Bus Interface Circuit(SBC) |
| PEF2091 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
| PEF2091F | 制造商:未知厂家 制造商全称:未知厂家 功能描述:?ISDN Echocancellation Circuit - 2B1Q Code? |
| PEF2091FV5.3 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
| PEF2091HV5.3 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
发布紧急采购，3分钟左右您将得到回复。