- 您现在的位置：买卖IC网 > PDF目录378049 > PEF2080 (SIEMENS AG) S/T Bus Interface Circuit(SBC) PDF资料下载
参数资料
| 型号： | PEF2080 |
| 厂商： | SIEMENS AG |
| 英文描述： | S/T Bus Interface Circuit(SBC) |
| 中文描述： | S / T的总线接口电路（SBC）的 |
| 文件页数： | 33/74页 |
| 文件大小： | 2620K |
| 代理商： | PEF2080 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
Semiconductor Group
34
Functional Description
Q Channel
The SBC provides Q-channel support by transmitting a binary “1” in each frame in which a “1” is
received in the F
A
-bit position of the NT-to-TE frame. Thus interference of F
A
bits from one TE with
the Q bits in passive bus configurations is avoided.
LT-T Application
As in TE applications, the receive 192-kHz clock is adaptively derived from the S-interface data. The
transmit frame is shifted by two bits with respect to the receive frame.
The SBC provides a 512-kHz clock, CP, derived from the 192-kHz receive line clock with the DPLL.
If necessary, this reference clock may be used to synchronize the central system (“NT2”) clock
generator. The system timing is input over IOM interface bit and frame clocks, DCL and FSC. The
relative position of the S and IOM frame is arbitrary. Moreover, the SBC prevents a slip from
occurring if the wander between the DCL and CP clocks does not exceed a limit (The SBC enables
intermediate storage of: 3xB
1
, 3xB
2
and four D bits, for phase difference and wander absorption). ln
case a wander greater than 24
μ
s is exceeded (cf CCITT Q.503), a warning is sent twice by the
SBC in the C/l channel (“slip”).
If the analog test loop (TL3) is closed, the 192-kHz line clock is internally derived from DCL:
therefore no slips can occur in this case.
Since only point to point configurations can be realized with the LT-T application, bus availability
indication is not required. However, the D-echo bit is still monitored and interference-free
transmission is indicated by the BUSY bit.
相关PDF资料 |
PDF描述 |
|---|---|
| PEF22554 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF22554E | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF22554HT | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| PEF2256E | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PEF2080-N | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:S/T Bus Interface Circuit(SBC) |
| PEF2091 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
| PEF2091F | 制造商:未知厂家 制造商全称:未知厂家 功能描述:?ISDN Echocancellation Circuit - 2B1Q Code? |
| PEF2091FV5.3 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
| PEF2091HV5.3 | 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:ICs for Communications(ISDN Echocancellation Circuit) |
发布紧急采购，3分钟左右您将得到回复。