- 您现在的位置：买卖IC网 > PDF目录369995 > PF48F4P0ZT00 (Intel Corp.) Circular Connector; No. of Contacts:21; Series:; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:22-21 PDF资料下载
参数资料
| 型号： | PF48F4P0ZT00 |
| 厂商： | Intel Corp. |
| 元件分类： | 圆形连接器 |
| 英文描述： | Circular Connector; No. of Contacts:21; Series:; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:22-21 |
| 中文描述： | 英特尔StrataFlash嵌入式存储器 |
| 文件页数： | 46/102页 |
| 文件大小： | 1609K |
| 代理商： | PF48F4P0ZT00 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页
1-Gbit P30 Family
April 2005
46
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
Datasheet
8.0
Power and Reset Specifications
8.1
Power Up and Down
Power supply sequencing is not required if VCC, VCCQ, and VPP are connected together; If
VCCQ and/or VPP are not connected to the VCC supply, then V
CC
should attain V
CCMIN
before
applying V
CCQ
and V
PP
. Device inputs should not be driven before supply voltage equals V
CCMIN
.
Power supply transitions should only occur when RST# is low. This protects the device from
accidental programming or erasure during power transitions.
8.2
Reset Specifications
Asserting RST# during a system reset is important with automated program/erase devices because
systems typically expect to read from flash memory when coming out of reset. If a CPU reset
occurs without a flash memory reset, proper CPU initialization may not occur. This is because the
flash memory may be providing status information, instead of array data as expected. Connect
RST# to the same active low reset signal used for CPU initialization.
Also, because the device is disabled when RST# is asserted, it ignores its control inputs during
power-up/down. Invalid bus conditions are masked, providing a level of memory protection.
Num Symbol
P1
t
PLPH
Parameter
Min
100
-
-
60
Max
-
25
25
-
Unit
ns
Notes
1,2,3,4
1,3,4,7
1,3,4,7
1,4,5,6
RST# pulse width low
RST# low to device reset during erase
RST# low to device reset during program
V
CC
Power valid to RST# de-assertion (high)
P2
t
PLRH
μs
P3
t
VCCPH
Notes:
1.
2.
3.
4.
5.
6.
These specifications are valid for all device versions (packages and speeds).
The device may reset if t
is < t
PLPH
MIN, but this is not guaranteed.
Not applicable if RST# is tied to Vcc.
Sampled, but not 100% tested.
If RST# is tied to the V
supply, device will not be ready until t
after V
≥
V
.
If RST# is tied to any supply/signal with V
CCQ
voltage levels, the RST# input voltage must not exceed
V
until V
≥
V
.
Reset completes within t
PLPH
if RST# is asserted while no erase or program operation is executing.
7.
相关PDF资料 |
PDF描述 |
|---|---|
| PF48F2000P0ZBQ0 | Intel StrataFlash Embedded Memory |
| PF48F3000P0ZBQ0 | CAP 0.01UF 63V 10% MET-POLY-BOX RAD5MM 7.5X6.5X2.5MM BULK |
| PF48F4000P0ZBQ0 | Intel StrataFlash Embedded Memory |
| PF48F0P0ZBQ0 | Intel StrataFlash Embedded Memory |
| PF48F2P0ZBQ0 | Intel StrataFlash Embedded Memory |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PF48F4P0ZTQ0 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F5000M0Y1BEA | 制造商:Micron Technology Inc 功能描述:512BA/0S SCSP 1.8 X16D HF B1 ADMUX - Trays |
| PF48F6000M0Y0BEA | 制造商:Micron Technology Inc 功能描述:1024CP/0CP SCSP 1.8 X16D LF - Trays |
| PF48F6000M0Y0BHA | 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays |
| PF48F6000M0Y1BHA | 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays |
发布紧急采购，3分钟左右您将得到回复。