参数资料
型号: PF48F4P0ZT00
厂商: Intel Corp.
元件分类: 圆形连接器
英文描述: Circular Connector; No. of Contacts:21; Series:; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:22-21
中文描述: 英特尔StrataFlash嵌入式存储器
文件页数: 54/102页
文件大小: 1609K
代理商: PF48F4P0ZT00
1-Gbit P30 Family
April 2005
54
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
Datasheet
However, for a synchronous non-array read, the same word of data will be output on successive
clock edges until the burst length requirements are satisfied. Refer to the following waveforms for
more detailed information:
Figure 19, “Synchronous Single-Word Array or Non-array Read Timing” on page 39
Figure 20, “Continuous Burst Read, showing an Output Delay Timing” on page 40
Figure 21, “Synchronous Burst-Mode Four-Word Read Timing” on page 41
10.3
Read Configuration Register
The Read Configuration Register (RCR) is used to select the read mode (synchronous or
asynchronous), and it defines the synchronous burst characteristics of the device. To modify RCR
settings, use the Configure Read Configuration Register command (see
Section 9.2, “Device
Commands” on page 50
).
RCR contents can be examined using the Read Device Identifier command, and then reading from
offset 0x05 (see
Section 14.2, “Read Device Identifier” on page 76
).
The RCR is shown in
Table 22
. The following sections describe each RCR bit.
Table 22.
Read Configuration Register Description (Sheet 1 of 2)
Read Configuration Register (RCR)
Read
Mode
RES
Latency Count
WAIT
Polarity
Data
Hold
WAIT
Delay
Burst
Seq
CLK
Edge
RES
RES
Burst
Wrap
Burst Length
RM
R
LC[2:0]
WP
DH
WD
BS
CE
R
R
BW
BL[2:0]
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Bit
Name
Description
15
Read Mode (RM)
0 = Synchronous burst-mode read
1 = Asynchronous page-mode read (default)
14
Reserved (R)
Reserved bits should be cleared (0)
13:11
Latency Count (LC[2:0])
010 =Code 2
011 =Code 3
100 =Code 4
101 =Code 5
110 =Code 6
111 =Code 7 (default)
(Other bit settings are reserved)
10
Wait Polarity (WP)
0 =WAIT signal is active low
1 =WAIT signal is active high (default)
9
Data Hold (DH)
0 =Data held for a 1-clock data cycle
1 =Data held for a 2-clock data cycle (default)
8
Wait Delay (WD)
0 =WAIT deasserted with valid data
1 =WAIT deasserted one data cycle before valid data (default)
7
Burst Sequence (BS)
0 =Reserved
1 =Linear (default)
6
Clock Edge (CE)
0 = Falling edge
1 = Rising edge (default)
5:4
Reserved (R)
Reserved bits should be cleared (0)
相关PDF资料
PDF描述
PF48F2000P0ZBQ0 Intel StrataFlash Embedded Memory
PF48F3000P0ZBQ0 CAP 0.01UF 63V 10% MET-POLY-BOX RAD5MM 7.5X6.5X2.5MM BULK
PF48F4000P0ZBQ0 Intel StrataFlash Embedded Memory
PF48F0P0ZBQ0 Intel StrataFlash Embedded Memory
PF48F2P0ZBQ0 Intel StrataFlash Embedded Memory
相关代理商/技术参数
参数描述
PF48F4P0ZTQ0 制造商:INTEL 制造商全称:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
PF48F5000M0Y1BEA 制造商:Micron Technology Inc 功能描述:512BA/0S SCSP 1.8 X16D HF B1 ADMUX - Trays
PF48F6000M0Y0BEA 制造商:Micron Technology Inc 功能描述:1024CP/0CP SCSP 1.8 X16D LF - Trays
PF48F6000M0Y0BHA 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays
PF48F6000M0Y1BHA 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays