收藏本站
参数资料
型号： PIC14000-04I/SO
厂商： Microchip Technology
文件页数： 102/153页
文件大小： 0K
描述： IC MCU OTP 4KX14 A/D 28SOIC
产品培训模块： Asynchronous Stimulus
8-bit PIC® Microcontroller Portfolio
标准包装： 27
系列： PIC® 14
核心处理器： PIC
芯体尺寸： 8-位
速度： 4MHz
连通性： I²C
外围设备： POR，温度传感器，WDT
输入/输出数： 20
程序存储器容量： 7KB（4K x 14）
程序存储器类型： OTP
RAM 容量： 192 x 8
电压 - 电源 (Vcc/Vdd)： 2.7 V ~ 6 V
数据转换器： 斜率 A/D
振荡器型： 内部
工作温度： -40°C ~ 85°C
封装/外壳： 28-SOIC（0.295"，7.50mm 宽）
包装： 管件
配用： ISPICR1-ND - ADAPTER IN-CIRCUIT PROGRAMMING
309-1073-ND - ADAPTER 28-SOIC TO 28-SOIC
309-1024-ND - ADAPTER 28-SOIC TO 28-DIP
309-1023-ND - ADAPTER 28-SOIC TO 28-DIP
PIC14000
DS40122B-page 52
Preliminary
1996 Microchip Technology Inc.
7.5.2
MASTER MODE
Master mode operation is supported by interrupt
generation on the detection of the START and STOP.
The STOP(P) and START(S) bits are cleared from a
reset or when the I2C module is disabled. Control of the
I2C bus may be taken when the P bit is set, or the bus
is idle and both the S and P bits are cleared.
In master mode, the SCL and SDA lines are
manipulated
by
changing
the
corresponding
TRISC<7:6> or TRISD<1:0> bits to an output (cleared).
The output level is always low, regardless of the
value(s) in PORTC<7:6> or PORTD<1:0>. So when
transmitting data, a “1” data bit must have the
TRISC<7> or TRISD<1> bit set (input) and a “0” data
bit must have the TRISC<7> or TRISD<1> bit cleared
(output). The same scenario is true for the SCL line
with the TRISC<6> or TRISD<0> bit.
The following events will cause the I2C interrupt Flag
(I2CIF) to be set (I2C interrupt if enabled):
START
STOP
Data transfer byte transmitted/received
Master mode of operation can be done with either the
slave mode idle (I2CM3...I2CM0 = 1011b) or with the
slave active. When both master and slave modes are
enabled, the software needs to differentiate the
source(s) of the interrupt.
7.5.3
MULTI-MASTER MODE
In multi-master mode, the interrupt generation on the
detection of the START and STOP allows the
determination of when the bus is free. The STOP (P)
and START (S) bits are cleared from a reset or when
the I2C module is disabled. Control of the I2C bus may
be taken when the P bit is set, or the bus is idle and
both the S and P bits are cleared. When the bus is
busy, enabling the I2C interrupt will generate the
interrupt when the STOP occurs.
In multi-master operation, the SDA line must be
monitored to see if the signal level is the expected
output level. This check only needs to be done when a
high level is output. If a high level is expected and low
level is present, the device needs to release the SDA
and SCL lines (set TRISC<7:6>). There are two stages
where this arbitration can be lost, these are:
Address Transfer
Data Transfer
When the slave logic is enabled, the slave continues to
receive. If arbitration was lost during the address
transfer stage, the device may being addressed. If
addressed an ACK pulse will be generated. If
arbitration was lost during the data transfer stage, the
device will need to re-transfer the data at a later time.
TABLE 7-3:
REGISTERS ASSOCIATED WITH I2C OPERATION
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0B/8Bh
INTCON
GIE
PEIE
T0IE
r
T0IF
r
0Ch
PIR1
CMIF
—
PBIF
I2CIF
RCIF
ADCIF
OVFIF
8Ch
PIE1
CMIE
—
PBIE
I2CIE
RCIE
ADCIE
OVFIE
13h
I2CBUF
I2C Serial Port Receive Buffer/Transmit Register
93h
I2CADD
I2C mode Synchronous Serial Port (I2C mode) Address Register
14h
I2CCON
WCOL
I2CON
I2CEN
CKP
I2CM3
I2CM2
I2CM1
I2CM0
94h
I2CSTAT
—
D/A
P
S
R/W
UA
BF
9Eh
MISC
SMHOG
SPGNDB
SPGNDA
I2CSEL
SMBUS
INCLKEN
OSC2
OSC1
87h
TRISC
TRISC7
TRISC6
TRISC5
TRISC4
TRISC3
TRISC2
TRISC1
TRISC0
88h
TRISD
TRISD7
TRISD6
TRISD5
TRISD4
TRISD3
TRISD2
TRISD1
TRISD0
Legend:
— = Unimplemented location, read as ‘0’
r = reserved locations, default is POR value and should not be overwritten with any value
Note: Shaded boxes are not used by the I2C module.
相关PDF资料
PDF描述
PIC16C432T-I/SS IC MCU CMOS 8BIT 20MHZ 2K 20SSOP
PIC16C433-I/SO IC MCU CMOS 8BIT 10MHZ 2K 18SOIC
PIC16C505-20I/SL IC MCU OTP 1KX12 14SOIC
PIC16C558-04/SO IC MCU OTP 2KX14 18SOIC
PIC16C57-HSI/P IC MCU OTP 2KX12 28DIP
相关代理商/技术参数
参数描述
PIC14000-20/SO 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC14000-20/SP 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC14000-20/SS 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC14000-20I/P 制造商:Microchip Technology Inc 功能描述:MCU 8BIT PIC14 RISC 7KB EPROM 5V - Bulk
PIC14000-20I/SO 功能描述:8位微控制器 -MCU 7KB 192 RAM 20 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*