参数资料
型号: PM7351-BI
厂商: PMC-SIERRA INC
元件分类: 数字传输电路
英文描述: OCTAL SERIAL LINK MULTIPLEXER
中文描述: ATM/SONET/SDH SUPPORT CIRCUIT, PBGA304
封装: 31 X 31 MM, 1.51 MM HEIGHT, 1.27 MM PITCH, SBGA-304
文件页数: 11/174页
文件大小: 1790K
代理商: PM7351-BI
RELEASED
PM7351 S/UNI-VORTEX
DATA SHEET
PMC-1980582
ISSUE 5
OCTAL SERIAL LINK MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
1
1
FEATURES
Integrated analog/digital device that interfaces a high speed parallel bus to 8
bidirectional data streams, each transported over a high speed Low Voltage
Differential Signal (LVDS) serial link.
Works with its sister device, the S/UNI-DUPLEX, to satisfy a full set of system
level requirements for backplane interconnect:
Transports user data by providing the inter-card data-path.
Inter-processor communication by providing an integrated inter-card
control channel.
Exchanges flow control information (back-pressure) to prevent data
loss.
Provides embedded command and control signals across the
backplane: system reset, error indications, protection switching
commands, etc.
Clock/timing distribution (system clocks as well as reference clocks
such as 8 kHz timing references).
Fault detection, redundancy, protection switching, and
inserting/removing cards while the system is running (hot swap).
Each S/UNI-VORTEX Interfaces to 8 S/UNI-DUPLEX devices (via the LVDS
links) to create a point-to-multipoint serial backplane architecture.
Up to 16 S/UNI-VORTEX devices (interfacing to a maximum of 128 S/UNI-
DUPLEXs) can reside on a single system bus.
In the LVDS receive direction: accepts cell streams from the 8 LVDS links,
multiplexing them into a single cell stream which is presented to the system
bus as a single Utopia L2 compatible PHY.
In the LVDS transmit direction: receives cell streams from the bus master,
and routes the cells to the appropriate serial link.
Cell read/write to the 8 LVDS links is available via the microprocessor port.
Provides optional hardware assisted CRC32 calculation across cells to create
an embedded inter-processor communication channel across the LVDS links.
Optionally routes the embedded control channels from the 8 link's to/ from the
system bus.
相关PDF资料
PDF描述
PM7364 Frame Engine and Datalink Manager
PM7364-BI FRAME ENGINE AND DATA LINK MANAGER
PM7366 FRAME ENGINE AND DATA LINK MANAGER
PM7366-BI TVS BI-DIR 30V 1500W DO-201
PM7366-PI FRAME ENGINE AND DATA LINK MANAGER
相关代理商/技术参数
参数描述
PM-736 制造商:Eclipse Tools 功能描述:
PM7364 制造商:PMC 制造商全称:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER
PM7364-BI 制造商:PMC-Sierra 功能描述:PROTOCOL CONTROLLER, 256 Pin, BGA
PM7366 制造商:PMC 制造商全称:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER