
STANDARD PRODUCT
PM8315 TEMUX
DATASHEET
PMC-1981125
ISSUE 7
HIGH DENSITY T1/E1 FRAMER WITH
INTEGRATED VT/TU MAPPER AND M13 MUX
PROPRIETARY AND CONFIDENTIAL
202
Table 18
- Performance Report Message Contents
Bit Value
Interpretation
G1=1
CRC ERROR EVENT =1
G2=1
1<CRC ERROR EVENT
≤
5
5<CRC ERROR EVENT
≤
10
10<CRC ERROR EVENT
≤
100
100<CRC ERROR EVENT
≤
319
CRC ERROR EVENT
≤
320
Severely Errored Framing Event
≥
1(FE shall =0)
Frame Synchronization Bit Error Event
≥
1
(SE shall=0 )
G3=1
G4=1
G5=1
G6=1
SE=1
FE=1
LV=1
Line code violation event
≥
1
Slip Event
≥
1
Payload Loopback Activated
SL=1
LB=1
U1,U2=0
Under Study For Synchronization.
R=0
Reserved ( Default Value =0)
NmNI=00,01,10,11
One second Report Modulo 4 Counter
12.7 Using the Per-Channel Serial Controllers
12.7.1 Initialization
Before the TPSC (RPSC) block can be used, a proper initialization of the internal
registers must be performed to eliminate erroneous control data from being
produced on the block outputs. The output control streams should be disabled
by setting the PCCE bit in the TPSC (RPSC) Configuration Register to logic 0.
Then, all 96 locations of the TPSC (RPSC) must be filled with valid data.
Finally, the output streams can be enabled by setting the PCCE bit in the TPSC
(RPSC) Configuration Register to logic 1.