- 您现在的位置：买卖IC网 > PDF目录224791 > PPC440GR-3BB533CZ (APPLIEDMICRO INC) 32-BIT, 533 MHz, RISC PROCESSOR, PBGA456 PDF资料下载
参数资料
| 型号： | PPC440GR-3BB533CZ |
| 厂商： | APPLIEDMICRO INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 533 MHz, RISC PROCESSOR, PBGA456 |
| 封装： | 35 X 35 MM, PLASTIC, BGA-456 |
| 文件页数： | 55/88页 |
| 文件大小： | 1177K |
| 代理商： | PPC440GR-3BB533CZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页当前第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
AMCC Proprietary
59
440GR – PPC440GR Embedded Processor
Preliminary Data Sheet
Revision 1.19 – May 07, 2008
System Interface
SysClk
Main system clock input.
Clock
3.3V LVTTL
SysErr
Set to 1 when a machine check is generated.
O
3.3V tolerant
2.5V CMOS
SysReset
Main system reset. External logic can drive this bidirectional
pin low (minimum of 16 cycles) to initiate a system reset. A
system reset can also be initiated by software. Implemented as
an open-drain output (two states; 0 or open circuit).
I/O
3.3V tolerant
2.5V CMOS
1, 2
Halt
Halt from external debugger.
I
3.3V LVTTL
1, 2
TmrClk1
Processor timer external input clock.
I
3.3V tolerant
2.5V CMOS
TmrClk2
This signal must be connected to a clock. It can be connected
to any available clocking signal in the frequency range of
32kHz to 100MHz including TmrClk1.
I
3.3V tolerant
2.5V CMOS
GPIO00:63
General purpose I/O 0 through 63. To access these functions,
software must set DCR register bits.
I/O
Multiplex
TestEn
Test Enable.
I
Multiplex
3
RcvrInh
Receiver Inhibit. Active only when TestEn is active. Used for
manufacturing test only.
I
Multiplex
ModeCtrl
Mode Control. Active only when TestEn is active. Used for
manufacturing test only.
I
Multiplex
LeakTest
Leakage Test. Active only when TestEn is active. Used for
manufacturing test only.
I
Multiplex
RefEn
Reference Enable. Active only when TestEn is active. Used for
manufacturing test only.
I
Multiplex
DrvrInh1:2
Driver Inhibit. Active only when TestEn is active. Used for
manufacturing test only.
I
3.3V tolerant
2.5V CMOS
PSROOut
Module characterization and screening.
O
Perf screen
ring osc
1, 3
Table 9. Signal Functional Description (Sheet 7 of 8)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω to 3.3V)
3. Must pull down (recommended value is 1k
Ω)
4. If not used, must pull up (recommended value is 3k
Ω to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相关PDF资料 |
PDF描述 |
|---|---|
| PPC440GRX-STA400TZ | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA680 |
| PPCM08DNNNN920 | 8 CONTACT(S), PLASTIC, MALE, CIRCULAR CONNECTOR, CRIMP, PLUG |
| PRAF06ANNNN91502 | 6 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP |
| PRAF06ANNNN915 | 6 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP |
| PRAF08ANNNN91502 | 8 CONTACT(S), ALUMINUM ALLOY/COPPER ALLOY/COPPER-ZINC ALLOY, CIRCULAR CONNECTOR, CRIMP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PPC440GR-3JA333C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA400C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA533C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA667C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JB333C | 制造商:AppliedMicro 功能描述: |
发布紧急采购，3分钟左右您将得到回复。