- 您现在的位置：买卖IC网 > PDF目录296863 > PSD913F1V-12B81I (意法半导体) Flash In-System Programmable ISP Peripherals For 8-bit MCUs PDF资料下载
参数资料
| 型号： | PSD913F1V-12B81I |
| 厂商： | 意法半导体 |
| 英文描述： | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| 中文描述： | Flash在系统可编程ISP的外设的8位微控制器 |
| 文件页数： | 44/94页 |
| 文件大小： | 476K |
| 代理商： | PSD913F1V-12B81I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
Preliminary Information
PSD9XX Family
45
The
PSD9XX
Functional
Blocks
(cont.)
Control
Direction
Defined In
Register
Mode
PSDsoft
Setting
at Run-Time
MCU I/O
Declare pins only
0
1 = output,
0 = input,
PLD I/O
Logic or chip
NA
select equations
Data Port
Selected for MCU
NA
(Port A)
with non-mux bus
Address Out
Declare pins only
1
(Port A,B)
Address In
Declare pins only
NA
(Port A,B,C,D)
JTAG ISP
Declare pins only
NA
Table 21. Port Operating Mode Settings
*NA = Not Applicable
9.4.2.1 MCU I/O Mode
In the MCU I/O Mode, the microcontroller uses the PSD9XX ports to expand its own
I/O ports. By setting up the CSIOP space, the ports on the PSD9XX are mapped into the
microcontroller address space. The addresses of the ports are listed in Table 7.
A port pin can be put into MCU I/O mode by writing a ‘0’ to the corresponding bit in the
Control Register. The MCU I/O direction may be changed by writing to the corresponding
bit in the Direction Register. See the subsection on the Direction Register in the “Port
Registers” section. When the pin is configured as an output, the content of the Data Out
Register drives the pin. When configured as an input, the microcontroller can read the port
input through the Data In buffer. See Figure 19.
Ports C and D do not have Control Registers, and are in MCU I/O mode by default. They
can be used for PLD I/O if they are specified in PSDsoft.
9.4.2.2 PLD I/O Mode
The PLD I/O Mode uses a port as an input to the PLDs, and/or as an output from the
GPLD. The corresponding bit in the Direction Register must not be set to ‘1’ if the pin is
defined as a PLD input pin in PSDsoft. The PLD I/O Mode is specified in PSDsoft by
declaring the port pins, and then specifying an equation in PSDsoft.
相关PDF资料 |
PDF描述 |
|---|---|
| PSD913F1V-12J | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD913F1V-12JI | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD913F1V-12M | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD933212JIT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD933212JT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PSD913F1V-12J | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD913F1V-12JI | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD913F1V-12M | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD913F1V-12MI | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD913F1V-12U | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
发布紧急采购，3分钟左右您将得到回复。