参数资料
型号: QL8150-6PQN208I
厂商: QUICKLOGIC CORP
元件分类: FPGA
英文描述: FPGA, 640 CLBS, 188946 GATES, PQFP208
封装: LEAD FREE, PLASTIC, QFP-208
文件页数: 29/96页
文件大小: 1607K
代理商: QL8150-6PQN208I
2007 QuickLogic Corporation
Eclipse II Family Data Sheet Rev. Q
35
NOTE: When using a PLL, t
PGCK and tBGCK are effectively zero due to delay adjustment by Phase Locked
Loop feedback path.
Figure 35: Global Clock Structure Timing Elements
Figure 36: Dual-Port SRAM Cell
Table 21: Eclipse II Tree Clock Delay
Clock Segment
Parameter
Value
Min
Max
t
PGCK
Global clock pin delay to quad net
-
1.92 ns
t
BGCK
Global clock tree delay (quad net to flip-flop)
-
0.28 ns
t
DPD
Dedicated clock pad
-
1.7 ns
t
GSKEW
Global delay clock skew
-
0.1 ns
t
DSKEW
Dedicated clock skew
-
0.05 ns
Internally generated clock, or
clock from general routing network
Global Clock
(CLK) Input
Quad-Net Clock Network
FF
Global Clock Buffer
WA
WD
WE
WCLK
RE
RCLK
RA
RD
RAM Module
[7:0]
[17:0]
[7:0]
[17:0]
ASYNCRD
相关PDF资料
PDF描述
QL8150-7PQN208C FPGA, 640 CLBS, 188946 GATES, PQFP208
QL8150-7PQN208I FPGA, 640 CLBS, 188946 GATES, PQFP208
QL8150-7PQN208M FPGA, 640 CLBS, 188946 GATES, PQFP208
QL8150-8PQN208C FPGA, 640 CLBS, 188946 GATES, PQFP208
QL8150-8PQN208I FPGA, 640 CLBS, 188946 GATES, PQFP208
相关代理商/技术参数
参数描述
QL8250 制造商:未知厂家 制造商全称:未知厂家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8250-6PQN208C-5690 制造商:QuickLogic Corporation 功能描述:
QL8250-6PQN208C-5691 制造商:QuickLogic Corporation 功能描述:
QL82SD 制造商:未知厂家 制造商全称:未知厂家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PB516 制造商:未知厂家 制造商全称:未知厂家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps