- 您现在的位置：买卖IC网 > PDF目录296941 > QL8150-6PQN208I (QUICKLOGIC CORP) FPGA, 640 CLBS, 188946 GATES, PQFP208 PDF资料下载
参数资料
| 型号： | QL8150-6PQN208I |
| 厂商： | QUICKLOGIC CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 640 CLBS, 188946 GATES, PQFP208 |
| 封装： | LEAD FREE, PLASTIC, QFP-208 |
| 文件页数： | 7/96页 |
| 文件大小： | 1607K |
| 代理商： | QL8150-6PQN208I |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
2007 QuickLogic Corporation
Eclipse II Family Data Sheet Rev. Q
15
Dedicated Clock
There is one dedicated clock in the two larger devices of the Eclipse II Family (QL8325 and QL8250). This
clock connects to the clock input of the Logic Cell and I/O registers, and RAM blocks through a hardwired
connection and is multiplexed with the programmable clock input. The dedicated clock provides a fast global
network with low skew. Users have the ability to select either the dedicated clock or the programmable clock
(Figure 13).
Figure 13: Dedicated Clock Circuitry within Logic Cell
NOTE: For more information on the clocking capabilities of Eclipse II FPGAs, see QuickLogic Application
I/O Control and Local Hi-Drives
Each bank of I/Os has two input-only pins that can be programmed to drive the RST, CLK, and EN inputs of
I/Os in that bank. These input-only pins also serve as high drive inputs to a quadrant. These buffers can be
driven by the internal logic both as an I/O control or high drive. For I/O constrained designs, these pins can
be used for general purpose inputs. To provide more general purpose I/Os in the 208 PQFP package, the I/O
controls pins are not bonded out. The performance of these resources is presented in Table 9.
Table 9: I/O Control Network/Local High-Drive
Destination
TT, 25 C, 2.5 V
From Pad
From Array
I/O (far)
1.00 ns
1.14 ns
I/O (near)
0.63 ns
0.78 ns
Skew
0.37 ns
0.36 ns
Programmable Clock or
General Routing
Dedicated Clock
CLK
Logic Cell
相关PDF资料 |
PDF描述 |
|---|---|
| QL8150-7PQN208C | FPGA, 640 CLBS, 188946 GATES, PQFP208 |
| QL8150-7PQN208I | FPGA, 640 CLBS, 188946 GATES, PQFP208 |
| QL8150-7PQN208M | FPGA, 640 CLBS, 188946 GATES, PQFP208 |
| QL8150-8PQN208C | FPGA, 640 CLBS, 188946 GATES, PQFP208 |
| QL8150-8PQN208I | FPGA, 640 CLBS, 188946 GATES, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL8250 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL8250-6PQN208C-5690 | 制造商:QuickLogic Corporation 功能描述: |
| QL8250-6PQN208C-5691 | 制造商:QuickLogic Corporation 功能描述: |
| QL82SD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PB516 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
发布紧急采购，3分钟左右您将得到回复。