QL8150-6PQN208I PDF资料下载(3/96 页)FPGA, 640 CLBS, 188946 GATES, PQFP208

您现在的位置：买卖IC网 > PDF目录296941 > QL8150-6PQN208I (QUICKLOGIC CORP) FPGA, 640 CLBS, 188946 GATES, PQFP208 PDF资料下载

参数资料

2007 QuickLogic Corporation

Eclipse II Family Data Sheet Rev. Q

driven to the I/O pin. The addition of an output register will also decrease the Tco. Since the output register

does not need to drive the routing the length of the output path is also reduced, and static timing analysis

becomes very predictable.

The three-state output buffer controls the flow of data from the array logic to the I/O pin and allows the I/O

pin to act as an input and/or output. The buffer's output enable can be individually controlled by the logic cell

array or any pin (through the regular routing resources), or it can be bank-controlled through one of the global

networks. The signal can also be either combinatorial or registered. This is identical to that of the flow for the

output cell. For combinatorial control operation, data is routed from the logic array through a multiplexer to

the three-state control. The IOCTRL pins can directly drive the OE and CLK signals for all I/O cells within the

same bank.

For registered control operation, the array logic drives the D input of the OE cell register which in turn drives

the three-state control through a multiplexer. The multiplexer allows either a combinatorial or a registered

signal to be driven to the three-state control.

When I/O pins are unused, the OE controls can be permanently disabled, allowing the output cell register to

be used for registered feedback into the logic array.

I/O cell registers are controlled by clock, clock enable, and reset signals, which can come from the regular

routing resources, from one of the global networks, or from two IOCTRL input pins per bank of I/O's. The

CLK and RESET signals share common lines, while the clock enables for each register can be independently

controlled. I/O interface support is programmable on a per bank basis.

The two larger Eclipse II devices contain eight I/O banks. Figure 8 illustrates the I/O bank configurations for

QL8325 and QL8250. The three smaller Eclipse II devices contain two I/O banks per device. Figure 9

illustrates the I/O bank configurations for QL8150, QL8050, and QL8025.

Each I/O bank is independent of other I/O banks and each I/O bank has its own VCCIO and INREF supply

inputs. A mixture of different I/O standards can be used on the device; however, there is a limitation as to

which I/O standards can be supported within a given bank. Only standards that share a common VCCIO and

INREF can be shared within the same bank (e.g., PCI and LVTTL). In the case of the QL8150, QL8050 and

QL8025, only one voltage-referenced standard can be used. The two I/O banks, A and B, share the INREF

pin.

相关代理商/技术参数	参数描述
QL8250	制造商:未知厂家制造商全称:未知厂家功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8250-6PQN208C-5690	制造商:QuickLogic Corporation 功能描述:
QL8250-6PQN208C-5691	制造商:QuickLogic Corporation 功能描述:
QL82SD	制造商:未知厂家制造商全称:未知厂家功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PB516	制造商:未知厂家制造商全称:未知厂家功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps

发布紧急采购，3分钟左右您将得到回复。

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购