参数资料
型号: R5F5630ADDFP#V0
厂商: Renesas Electronics America
文件页数: 47/165页
文件大小: 0K
描述: MCU RX630 768KB FLASH 100-LQFP
产品培训模块: RX Compare Match Timer
RX DMAC
标准包装: 1
系列: RX600
核心处理器: RX
芯体尺寸: 32-位
速度: 100MHz
连通性: CAN,EBI/EMI,I²C,LIN,SCI,SPI,USB
外围设备: DMA,LVD,POR,PWM,WDT
输入/输出数: 78
程序存储器容量: 768KB(768K x 8)
程序存储器类型: 闪存
RAM 容量: 96K x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 3.6 V
数据转换器: A/D 8x10b,14x12b,D/A 1x10b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 100-LQFP
包装: 托盘
R01DS0060EJ0100 Rev.1.00
Page 140 of 168
Sep 13, 2011
RX630 Group
5. Electrical Characteristics
Note 1. The value in parentheses is used when ICMR3.NF[1:0] are set to 11b while a digital filter is enabled with ICFER.NFE = 1.
Note 2. Cb indicates the total capacity of the bus line.
Figure 5.24
I/O Port Input Timing
Table 5.19
Timing of On-Chip Peripheral Modules (5)
Conditions: VCC = AVCC0 = VCC_USB = 2.7 to 3.6 V, VREFH/VREFH0 = 2.7 V to AVCC0
VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V
PCLK = 8 to 50 MHz
Ta = Topr
High drive output is selected by the drive capacity control register.
Item
Symbol
Max.
Unit
Test
Conditions
RIIC
(Fast-mode+)
ICFER.FMPE = 1
SCL input cycle time
tSCL
8 (10) × (1/PCLK) +
240
ns
SCL input high pulse width
tSCLH
3 (5) × (1/PCLK) + 120
ns
SCL input low pulse width
tSCLL
5 × (1/PCLK) + 120
ns
SCL, SDA input rise time
tSr
120
ns
SCL, SDA input fall time
tSf
120
ns
SCL, SDA input spike pulse removal time
tSP
0
4 × (1/PCLK)
ns
SDA input bus free time
tBUF
5 × (1/PCLK) + 120
ns
Start condition input hold time
tSTAH
3 (5) × (1/PCLK) + 120
ns
Restart condition input setup time
tSTAS
5 × (1/PCLK) + 120
ns
Stop condition input setup time
tSTOS
3 (5) × (1/PCLK) + 120
ns
Data input setup time
tSDAS
50
ns
Data input hold time
tSDAH
0—
ns
SCL, SDA capacitive load
Cb
550
pF
Simple IIC
(Standard-mode)
SDA input rise time
tSr
1000
ns
SDA input fall time
tSf
300
ns
SDA input spike pulse removal time
tSP
0
4 × (1/PCLK)
ns
Data input setup time
tSDAS
250
ns
Data input hold time
tSDAH
0—
ns
SCL, SDA capacitive load
Cb
400
pF
Simple IIC
(Fast-mode)
SCL, SDA input rise time
tSr
20 + 0.1Cb
300
ns
SCL, SDA input fall time
tSf
20 + 0.1Cb
300
ns
SCL, SDA input spike pulse removal time
tSP
0
4 × (1/PCLK)
ns
Data input setup time
tSDAS
100
ns
Data input hold time
tSDAH
0—
ns
SCL, SDA capacitive load
Cb
400
pF
Port
PCLK
tPRW
相关PDF资料
PDF描述
DF36034GFPWV IC H8/36034 MCU FLASH 64LQFP
VI-244-IY-F1 CONVERTER MOD DC/DC 48V 50W
VI-243-IY-F4 CONVERTER MOD DC/DC 24V 50W
VI-243-IY-F3 CONVERTER MOD DC/DC 24V 50W
VI-243-IY-F1 CONVERTER MOD DC/DC 24V 50W
相关代理商/技术参数
参数描述
R5F5630ADDLC 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:Renesas MCUs
R5F5630ADDLC#U0 制造商:Renesas Electronics Corporation 功能描述:RX630 768KB/96KB LGA177 CAN 100MHZ - Trays
R5F5630ADDLK 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:Renesas MCUs
R5F5630ADDLK#U0 制造商:Renesas Electronics Corporation 功能描述:RX630 768KB/96KB LGA145 CAN 100MHZ - Trays
R5F5630BCDBG 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:Renesas MCUs