参数资料
型号: RCPXA272FC0312
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 312 MHz, MICROPROCESSOR, PBGA336
封装: 14 X 14 MM, 1.55 MM HEIGHT, 0.65 MM PITCH, LEAD FREE, CSP-336
文件页数: 65/138页
文件大小: 1048K
代理商: RCPXA272FC0312
Part 1: EMTS
Ballout and Signal Descriptions
32
Intel PXA27x Processor Family Memory Subsystem
WE#
Input
WRITE ENABLE: Global device signal. Low-true input.
For flash operation, WE# low selects the associated memory die for write operation. WE# high
deselect the associated memory die, data are placed in high-Z state.
For LPSDRAM operation, WE# is latched on the positive clock edge in conjunction with the
D-RAS# and D-CAS# signals. The WE# input is used to select the Bank Activate or Precharge
command and Read or Write command.
F-WP#
Input
FLASH WRITE PROTECT: Low-true input.
F-WP# low enables the Lock-Down flash mechanism. Blocks in a lock-down state cannot be unlocked
with the Unlock command. F-WP# high overrides the Lock-Down function, enabling locked-down
blocks to be unlocked with the Unlock command.
D-CKE
Input
LPSDRAM Clock Enable: High-true input
D-CKE low synchronously with clock, the internal clock is suspended from the next clock cycle.
The state of the outputs and the burst address is halted. When all banks are in the idle state, D-
CKE is high, the LPDRAM enters into Power-Down and Self Refresh modes.
D-CKE is synchronous except after the device enters Power-Down and Self Refresh modes,
where D-CKE becomes asynchronous until exiting the same mode. The input buffers, including
R-CLK, are disabled during Power-Down and Self Refresh modes, providing low standby power.
D-BA[1:0]
Input
LPSDRAM Bank Select: Low-true input.
D-BA0 and D-BA1 defines to which bank the Bank Activate, Read, Write, or Bank Pre-charge
command is being applied. The bank address D-BA0 and D-BA1 are used to latched in mode register
set.
D-RAS#
Input
LPSDRAM Row Address Strobe: Low-true input.
The D-RAS# signal defines the operation commands, with the D-CAS# and WE# signals.
The D-RAS# is latched at the rising edges of R-CLK. When D-RAS# and D-CS# are asserted and
D-CAS# is deasserted, either the Bank Activate command or the Precharge command is
selected by the WE# signal.
WE# is deasserted, the Bank Activate command is selected and the bank designated by
D-BA[1:0] is turned on to the active state.
D-CAS#
Input
LPSDRAM Column Address Strobe: Low-true input.
D-CAS# signal defines the operation commands in conjunction with the D-RAS# and WE#
signals and is latched at the rising edges of R-CLK.
D-RAS# is deasserted and D-CS# is asserted, the column access is started by asserting
D-CAS#. Read or Write command then is selected by asserting WE# low or high.
D-CS#
Input
LPSDRAM Chip Select: Low-true input.
D-CS# low selects the associated LPSDRAM memory die. All commands are masked when
D-CS# high. D-CS# provides for external bank selection on systems with multiple banks. It is
considered part of the command code.
D-DM[1:0]
Input
LPSDRAM Data Input/Output Mask: Data Input Mask.
D-DM[1:0] are byte selects. Input data is masked when D-DM[1:0] are sampled HIGH during a
write cycle. D-DM1 masks DQ[15-8], and D-DM0 masks DQ[7-0].
The D-DM[1:0] latency for Read is 2 Clocks and for Write is 0 Clocks.
F-VPP
Power
FLASH ERASE/ PROGRAM VOLTAGE: Flash specific signal.
Valid F-VPP voltage on this ball allows flash block erase or program functions. Flash memory array
contents cannot be altered when F-VPP
≤ V
PPLK. Flash block erase and program at invalid F-VPP
voltage should not be attempted.
F-VCC
Power
FLASH CORE VOLTAGE LEVEL: Flash specific signals.
Flash core source voltage.
Flash operations are inhibited when F-VCC ≤ VLKO. Operations at invalid F-VCC voltage should
not be attempted.
Table 4.
Intel PXA27x Processor Memory Subsystem Signal Descriptions (Sheet 2 of 3)
Symbol
Type
Name and Function
相关PDF资料
PDF描述
RCPXA271FC0312 312 MHz, MICROPROCESSOR, PBGA336
RCPXA271FC0416 416 MHz, MICROPROCESSOR, PBGA336
RD151TS3312ARPH0 20 MHz, OTHER CLOCK GENERATOR, PDSO8
RD151TS3314ARPH0 80 MHz, OTHER CLOCK GENERATOR, PDSO8
RD151TS3326ARPH0 80 MHz, OTHER CLOCK GENERATOR, PDSO8
相关代理商/技术参数
参数描述
RCQ50110S05 功能描述:DC-DC CONV, RAILWAY, 50W 制造商:xp power 系列:RCQ 包装:散装 零件状态:有效 类型:隔离模块 输出数:1 电压 - 输入(最小值):66V 电压 - 输入(最大值):160V 电压 - 输出 1:5V 电压 - 输出 2:- 电压 - 输出 3:- 电流 - 输出(最大值):10A 功率(W) - 制造系列:50W 电压 - 隔离:3kV(3000V) 应用:ITE(商业),铁路 特性:远程开/关 安装类型:通孔 封装/外壳:8-DIP 模块 大小/尺寸:2.28" 长 x 1.45" 宽 x 0.50" 高(57.9mm x 36.8mm x 12.7mm) 工作温度:-40°C ~ 35°C 效率:90% 功率(W) - 最大值:50W 标准包装:1
RCQ50110S12 功能描述:DC-DC CONV, RAILWAY, 50W 制造商:xp power 系列:RCQ 包装:散装 零件状态:有效 类型:隔离模块 输出数:1 电压 - 输入(最小值):66V 电压 - 输入(最大值):160V 电压 - 输出 1:12V 电压 - 输出 2:- 电压 - 输出 3:- 电流 - 输出(最大值):4.17A 功率(W) - 制造系列:50W 电压 - 隔离:3kV(3000V) 应用:ITE(商业),铁路 特性:远程开/关 安装类型:通孔 封装/外壳:8-DIP 模块 大小/尺寸:2.28" 长 x 1.45" 宽 x 0.50" 高(57.9mm x 36.8mm x 12.7mm) 工作温度:-40°C ~ 35°C 效率:91% 功率(W) - 最大值:50W 标准包装:1
RCQ50110S15 功能描述:DC-DC CONV, RAILWAY, 50W 制造商:xp power 系列:RCQ 包装:散装 零件状态:有效 类型:隔离模块 输出数:1 电压 - 输入(最小值):66V 电压 - 输入(最大值):160V 电压 - 输出 1:15V 电压 - 输出 2:- 电压 - 输出 3:- 电流 - 输出(最大值):3.33A 功率(W) - 制造系列:50W 电压 - 隔离:3kV(3000V) 应用:ITE(商业),铁路 特性:远程开/关 安装类型:通孔 封装/外壳:8-DIP 模块 大小/尺寸:2.28" 长 x 1.45" 宽 x 0.50" 高(57.9mm x 36.8mm x 12.7mm) 工作温度:-40°C ~ 35°C 效率:92% 功率(W) - 最大值:50W 标准包装:1
RCQ50110S24 功能描述:DC-DC CONV, RAILWAY, 50W 制造商:xp power 系列:RCQ 包装:散装 零件状态:有效 类型:隔离模块 输出数:1 电压 - 输入(最小值):66V 电压 - 输入(最大值):160V 电压 - 输出 1:24V 电压 - 输出 2:- 电压 - 输出 3:- 电流 - 输出(最大值):2.08A 功率(W) - 制造系列:50W 电压 - 隔离:3kV(3000V) 应用:ITE(商业),铁路 特性:远程开/关 安装类型:通孔 封装/外壳:8-DIP 模块 大小/尺寸:2.28" 长 x 1.45" 宽 x 0.50" 高(57.9mm x 36.8mm x 12.7mm) 工作温度:-40°C ~ 35°C 效率:91% 功率(W) - 最大值:50W 标准包装:1
RCQ5072S05 功能描述:DC-DC CONV, RAILWAY, 50W 制造商:xp power 系列:RCQ 包装:散装 零件状态:有效 类型:隔离模块 输出数:1 电压 - 输入(最小值):43V 电压 - 输入(最大值):101V 电压 - 输出 1:5V 电压 - 输出 2:- 电压 - 输出 3:- 电流 - 输出(最大值):10A 功率(W) - 制造系列:50W 电压 - 隔离:3kV(3000V) 应用:ITE(商业),铁路 特性:远程开/关 安装类型:通孔 封装/外壳:8-DIP 模块 大小/尺寸:2.28" 长 x 1.45" 宽 x 0.50" 高(57.9mm x 36.8mm x 12.7mm) 工作温度:-40°C ~ 35°C 效率:90% 功率(W) - 最大值:50W 标准包装:1