- 您现在的位置：买卖IC网 > PDF目录69323 > RPIXP2800BC (INTEL CORP) 32-BIT, 650 MHz, RISC PROCESSOR, PBGA1356 PDF资料下载
参数资料
| 型号： | RPIXP2800BC |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 650 MHz, RISC PROCESSOR, PBGA1356 |
| 封装： | 37.50 X 37.50 MM, 1 MM PITCH, FCBGA-1356 |
| 文件页数： | 24/130页 |
| 文件大小： | 1782K |
| 代理商： | RPIXP2800BC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页
Intel IXP2800 and IXP2850 Network Processors
Functional Units
12
Datasheet
Reads and writes to RDRAM are generated by Microengines, Intel XScale
core, and PCI
(external Bus Masters and DMA Channels). The controllers also do refresh and calibration cycles
to the RDRAMs, transparently to software.
Note:
RDRAM Powerdown and Nap modes are not supported.
Hardware interleaving of addresses (also called striping) provides balanced access to all populated
channels; the interleave size is 128 bytes. Interleaving helps to maintain utilization of available
bandwidth by spreading consecutive accesses to multiple channels. The interleaving is done in the
hardware so that the three channels appear to software as a single contiguous memory space.
ECC (Error Correcting Code) is supported, but can be disabled. Enabling ECC requires that x18
RDRAMs be used; if ECC is disabled, x16 RDRAMs can be used. ECC can detect and correct all
single-bit errors, and detect all double-bit errors. When ECC is enabled, partial writes (writes of
less than eight bytes) must be done as read-modify-writes.
2.6
SRAM
The network processor has four independent SRAM controllers, each of which supports pipelined
QDR synchronous static RAM (SRAM) and/or a coprocessor that adheres to QDR signaling. Any
or all controllers can be left unpopulated if the application does not need to use them. SRAM is
accessible by the Microengines, the Intel XScale
core, and the PCI Unit (external bus masters and
DMA).
The memory is logically four bytes (32-bits) wide; physically, the data pins are two bytes wide and
are double-clocked. Byte parity is supported, and each of the four bytes has a parity bit, which is
written when the byte is written and checked when the data is read. There are byte enables that
select the bytes to be written, for writes of less than 32-bits.
Each of the four QDR ports are QDR- and QDRII-compatible; each port implements the “_K” and
“_C” output clocks and “_CIN” as an input and their inversions. (Note: the “_C” and “_CIN”
clocks are optional). Extensive work has been done to provide impedance controls within the
IXP2800/IXP2850 for IXP2800/IXP2850-initiated signals driving to QDR parts. Providing a clean
signaling environment is critical to achieving 200- to 233-MHz QDRII data transfers.
The configuration assumptions for the network processor I/O driver/receiver development includes
four QDR loads and the network processor. The network processor supports bursts of two SRAMs
(bursts of four SRAMs are not supported).
The SRAM controller can also be configured to interface to an external coprocessor that adheres to
the QDR electricals and protocol. Each SRAM controller can also interface to an external
coprocessor through its standard QDR interface. This interface enables both SRAM devices and
coprocessors to operate on the same bus. The coprocessor behaves as a memory-mapped device on
the SRAM bus.
2.6.1
QDR Clocking Scheme
The controller drives out two pairs of K clock (K and K#), and two pairs of C clock (C and C#).
Both C/C# clocks externally return to the controller for reading data. Figure 5 shows the clock
diagram of the clocking scheme for a QDR interface driving four SRAM chips.
相关PDF资料 |
PDF描述 |
|---|---|
| RPIXP2850BB | 32-BIT, 1400 MHz, RISC PROCESSOR, PBGA1356 |
| RPM-075PTT86 | PHOTO TRANSISTOR DETECTOR |
| RS5C316B-E2 | 0 TIMER(S), REAL TIME CLOCK, PDSO8 |
| RS5C317B-E1 | 0 TIMER(S), REAL TIME CLOCK, PDSO14 |
| RS5C317B-E2 | 0 TIMER(S), REAL TIME CLOCK, PDSO14 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RPIXP2805ABR 880603 | 制造商:Intel 功能描述:CPU - Central Processing Units IXP2805 Network Proc 1GHz FCPGA2-1356 |
| RPIXP2805AC | 制造商:Intel 功能描述:DEVICE CON IXP2805AC 1.40G PBG |
| RPIXP2805AC S LA7E | 制造商:Intel 功能描述:DEVICE CON IXP2805AC 1.40G PBG |
| RPIXP2805AC-889961 | 制造商:Intel 功能描述:ITLRPIXP2805AC-889961 MM# 889961 / NETWO |
| RPIXP2805ACR S LA7D | 制造商:Intel 功能描述:DEVICE CON IXP2805ACR 1.40G PB |
发布紧急采购，3分钟左右您将得到回复。