- 您现在的位置：买卖IC网 > PDF目录69323 > RS5C372A-E2 (RICOH COMPANY LTD) 0 TIMER(S), REAL TIME CLOCK, PDSO8 PDF资料下载
参数资料
| 型号： | RS5C372A-E2 |
| 厂商： | RICOH COMPANY LTD |
| 元件分类： | 时钟/数据恢复及定时提取 |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PDSO8 |
| 封装： | 0.65 MM PITCH, SSOP-8 |
| 文件页数： | 26/59页 |
| 文件大小： | 442K |
| 代理商： | RS5C372A-E2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页
RS5C372A/B
28
1.2 Transmission System of I
2C bus
1.2-1 Start and stop conditions
In I
2C bus, SDA must be kept at a certain state while SCL is at the “H” state as shown below during data transmis-
sion.
tHDL;DAT or tHDH;DAT
tSU;DAT
SDA
SCL
The SCL and SDA pins are at the “H” level when no data transmission is made. Changing the SDA from “H” to “L”
when the SCL and the SDA are “H” activates the start condition and access is started. Changing the SDA from “L”
to “H” when the SCL is “H” activates stop condition and accessing stopped. Generation of start and stop conditions
are always made by the master (see the figure below).
Stop condition
tSU;STO
tHD;STA
Start condition
SDA
SCL
1.2-2 Data transmission and its acknowledge
After start condition is entered, data is transmitted by 1byte (8bits). Any bytes of data may be serially transmitted.
The receiving side will send an acknowledge signal to the transmission side each time 8bit data is transmitted.
The acknowledge signal is sent immediately after falling to “L” of SCL8bit clock pulses of data transmission, by
releasing the SDA by the transmission side that has asserted the bus at that time and by turning the SDA to “L” by
the receiving side. When transmission of 1byte data next to preceding 1byte of data is received, the receiving side
releases the SDA pin at falling edge of the SCL9bit of clock pulses or when the receiving side switches to the trans-
mission side it starts data transmission. When the master is the receiving side, it generates no acknowledge signal
after the last 1byte of data from the slave to tell the transmitter that data transmission has completed when the slave
side (transmission side) continues to release the SDA pin so that the master will be able to generate stop condition.
1
2
8
9
Acknowledge signal
Start condition
SCL from the master
SDA from
the transmission side
SDA from
the receiving side
相关PDF资料 |
PDF描述 |
|---|---|
| RT6224K-125 | 64-BIT, 125 MHz, RISC PROCESSOR, XMA100 |
| RT6224K-90 | 64-BIT, 90 MHz, RISC PROCESSOR, XMA100 |
| RT6224K-55 | 64-BIT, 55 MHz, RISC PROCESSOR, XMA100 |
| RT6226K-90 | 64-BIT, 90 MHz, RISC PROCESSOR, XMA100 |
| RT6226K-110/1024 | 64-BIT, 110 MHz, RISC PROCESSOR, XMA100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RS5C372B | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:I2C-bus Serial Interface Real Time Clock (8pin SSOP) |
| RS5C372B-E1 | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:I2C-bus Serial Interface Real Time Clock (8pin SSOP) |
| RS5C372B-E2 | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:I2C-bus Serial Interface Real Time Clock (8pin SSOP) |
| RS5C373A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Real-Time Clock |
| RS5C4FC | 制造商:Dialight 功能描述: |
发布紧急采购，3分钟左右您将得到回复。