- 您现在的位置：买卖IC网 > PDF目录69323 > RS5C372A-E2 (RICOH COMPANY LTD) 0 TIMER(S), REAL TIME CLOCK, PDSO8 PDF资料下载
参数资料
| 型号： | RS5C372A-E2 |
| 厂商： | RICOH COMPANY LTD |
| 元件分类： | 时钟/数据恢复及定时提取 |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PDSO8 |
| 封装： | 0.65 MM PITCH, SSOP-8 |
| 文件页数： | 27/59页 |
| 文件大小： | 442K |
| 代理商： | RS5C372A-E2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页
RS5C372A/B
29
1.2-3 Data transmission format in I
2C bus
I
2C bus generates no CE signals. In place of it each device has a 7bit slave address allocated. The first 1byte is allo-
cated to this 7bit of slave address and to the command (R/W) for which data transmission direction is designated by
the data transmission thereafter. 7bit address is sequentially transmitted from the MSB and 2 and after bytes are
read, when 8bit is “H” and write when “L”.
The slave address of the RS5C372A/B are specified at (0110010).
At the end of data transmission/receiving stop condition is generated to complete transmission. However, if start
condition is generated without generating stop condition, repeated start condition is met and transmission/receiving
data may be continued by setting the slave address again. Use this procedures when the transmission direction
needs to be changed during one transmission.
S
Master to slave
Start condition
P
Slave to master
Stop condition
Sr Repeated start condition
A
Acknowledge signal
A
S
0 A
A
A P
R/W=0 (Write)
(0110010)
Data is written into
the slave from the master
When data is read from
the slave immediately
after 7bit addressing
from the master
When the transmission
direction is to be changed
during transmission.
S
1 A
A
P
R/W=1 (Read)
(0110010)
S
0 A
A Sr
1
R/W=0 (Write)
(0110010)
R/W=1 (Read)
(0110010)
A
P
Inform read has been completed by
not generating an acknowledge signal, to the slave side.
Inform read has been completed by
not generating an acknowledge signal,
to the slave side.
A
Slave address
Data
相关PDF资料 |
PDF描述 |
|---|---|
| RT6224K-125 | 64-BIT, 125 MHz, RISC PROCESSOR, XMA100 |
| RT6224K-90 | 64-BIT, 90 MHz, RISC PROCESSOR, XMA100 |
| RT6224K-55 | 64-BIT, 55 MHz, RISC PROCESSOR, XMA100 |
| RT6226K-90 | 64-BIT, 90 MHz, RISC PROCESSOR, XMA100 |
| RT6226K-110/1024 | 64-BIT, 110 MHz, RISC PROCESSOR, XMA100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RS5C372B | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:I2C-bus Serial Interface Real Time Clock (8pin SSOP) |
| RS5C372B-E1 | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:I2C-bus Serial Interface Real Time Clock (8pin SSOP) |
| RS5C372B-E2 | 制造商:RICOH 制造商全称:RICOH electronics devices division 功能描述:I2C-bus Serial Interface Real Time Clock (8pin SSOP) |
| RS5C373A | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Real-Time Clock |
| RS5C4FC | 制造商:Dialight 功能描述: |
发布紧急采购，3分钟左右您将得到回复。