- 您现在的位置：买卖IC网 > PDF目录85117 > S1C7XXXF00E10C 16-BIT, 90 MHz, RISC MICROCONTROLLER, PQFP PDF资料下载
参数资料
| 型号： | S1C7XXXF00E10C |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, 90 MHz, RISC MICROCONTROLLER, PQFP |
| 文件页数： | 139/196页 |
| 文件大小： | 1650K |
| 代理商： | S1C7XXXF00E10C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页当前第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页
5 INSTRUCTION SET
S1C17 FAMILY S1C17 CORE MANUAL
EPSON
5-21
5.8.2 Delayed Branch Instructions
The S1C17 Core uses pipelined instruction processing, in which instructions are executed while other instructions
are being fetched. In a branch instruction, because the instruction that follows it has already been fetched when it is
executed, the execution cycles of the branch instruction can be reduced by one cycle by executing the prefetched in-
struction before the program branches. This is referred to as a delayed branch function, and the instruction executed
before branching (i.e., the instruction at the address next to the branch instruction) is referred to as a delayed slot
instruction.
The delayed branch function can be used in the instructions listed below, which in mnemonics is identified by the
extension “.d” added to the branch instruction name.
Delayed branch instructions
jrgt.d
jrge.d
jrlt.d
jrle.d
jrugt.d
jruge.d
jrult.d
jrule.d
jreq.d
jrne.d
call.d
calla.d
jpr.d
jpa.d
ret.d
reti.d
Delayed slot instructions
All instructions other than those listed below can be used as a delayed slot instruction.
Instructions that cannot be used as a delayed slot instruction
brk
call
calla
ext
halt
int
jpa
jpr
jr*
ret
retd
reti
slp
The ext instruction cannot be used to expand the operand of delayed slot instructions.
A delayed slot instruction is always executed regardless of whether the delayed branch instruction used is con-
ditional or unconditional and whether it branches.
In “non-delayed” branch instructions (those not followed by the extension “.d”), the instruction at the address
next to the branch instruction is not executed if the program branches; however, if it is a conditional jump and
the program does not branch, the instruction at the next address is executed as the one that follows the branch
instruction.
The return address saved to the stack by the call.d or calla.d instruction becomes the address for the next
instruction following the delayed slot instruction, so that the delayed slot instruction is not executed when the
program returns from the subroutine.
No interrupts occur in between a delayed branch instruction and a delayed slot instruction, as they are masked
out by hardware.
Application for leaf subroutines
The following shows an example application of delayed branch instructions for achieving a fast leaf subroutine
call.
Example:
jpr.d
SUB
; Jumps to a subroutine by a delayed branch instruction
ld.a
%r7,%pc ; Loads the return address into a general-purpose register by
; a delayed slot instruction
add.a
%r1,%r2 ; Return address
:
SUB:
:
jpr
%r7
; Return
Notes: The ld.a %rd,%pc instruction must be executed as a delayed slot instruction. If it does not
follow a delayed branch instruction, the PC value that is loaded into the rd register may not be
the next instruction address to the ld.a instruction.
The delayed branch instruction listed below can only be used with the ld.a %rd,%pc de-
layed slot instruction.
- jpr.d
%rb/sign10
- jr*.d
sign7
- jpa.d
%rb/imm7
相关PDF资料 |
PDF描述 |
|---|---|
| ST72361AR9TA | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64 |
| ST72361J9TA | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| S-7750C02XX-HCT1 | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA16 |
| S-7750C23XX-HCT1 | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA16 |
| SPMC68336GMFT20 | 32-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP160 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S1C88349 | 制造商:EPSON 制造商全称:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88649 | 制造商:EPSON 制造商全称:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88650 | 制造商:EPSON 制造商全称:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88655 | 制造商:EPSON 制造商全称:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88816 | 制造商:EPSON 制造商全称:EPSON 功能描述:8-bit Single Chip Microcomputer |
发布紧急采购，3分钟左右您将得到回复。