- 您现在的位置：买卖IC网 > PDF目录98070 > S3C72N5XX-QW 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | S3C72N5XX-QW |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | 14 X 20 MM, QFP-80 |
| 文件页数： | 207/215页 |
| 文件大小： | 1419K |
| 代理商： | S3C72N5XX-QW |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页当前第207页第208页第209页第210页第211页第212页第213页第214页第215页
INTERRUPTS
S3C72N8/P72N8/C72N5/P72N5
7-2
Vectored Interrupts
Interrupt requests may be processed as vectored interrupts in hardware, or they can be generated by program
software. A vectored interrupt is generated when the following flags and register settings, corresponding to the
specific interrupt (INTn) are set to logic one:
— Interrupt enable flag (IEx)
— Interrupt master enable flag (IME)
— Interrupt request flag (IRQx)
— Interrupt status flags (IS0, IS1)
— Interrupt priority register (IPR)
If all conditions are satisfied for the execution of a requested service routine, the start address of the interrupt is
loaded into the program counter and the program starts executing the service routine from this address.
EMB and ERB flags for RAM memory banks and registers are stored in the vector address area of the ROM
during interrupt service routines. The flags are stored at the beginning of the program with the VENT instruction.
The initial flag values determine the vectors for resets and interrupts. Enable flag values are saved during the
main routine, as well as during service routines. Any changes that are made to enable flag values during a
service routine are not stored in the vector address.
When an interrupt occurs, the EMB and ERB flag values before the interrupt is initiated are saved along with the
program status word (PSW), and the enable flag values for the interrupt is fetched from the respective vector
address. Then, if necessary, you can modify the enable flags during the interrupt service routine. When the
interrupt service routine is returned to the main routine by the IRET instruction, the original values saved in the
stack are restored and the main program continues program execution with these values.
Software-Generated Interrupts
To generate an interrupt request from software, the program manipulates the appropriate IRQx flag. When the
interrupt request flag value is set, it is retained until all other conditions for the vectored interrupt have been met,
and the service routine can be initiated.
Multiple Interrupts
By manipulating the two interrupt status flags (IS0 and IS1), you can control service routine initialization and
thereby process multiple interrupts simultaneously.
If more than four interrupts are being processed at one time, you can avoid possible loss of working register data
by using the PUSH RR instruction to save register contents to the stack before the service routines are executed
in the same register bank. When the routines have executed successfully, you can restore the register contents
from the stack to working memory using the POP instruction.
Power-Down Mode Release
An interrupt (with the exception of INT0) can be used to release power-down mode (stop or idle). Interrupts for
power-down mode release are initiated by setting the corresponding interrupt enable flag. Even if the IME flag is
cleared to zero, power-down mode will be released by an interrupt request signal when the interrupt enable flag
has been set. In such cases, the interrupt routine will not be executed since IME = "0".
相关PDF资料 |
PDF描述 |
|---|---|
| S3P72P9-QX | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP100 |
| S3P7434-QZ | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP44 |
| S3P7544-SM | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| S3C7544XX-AM | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP24 |
| S3P8075XX-AT | 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PDIP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S3C72N8 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:single-chip CMOS microcontroller |
| S3C72P9 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:SINGLE-CHIP MICROCONTROLLER HAS BEEN DESIGNED FOR HIGH PERFORMANCE USING |
| S3C72Q5 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:4?BIT CMOS MICROCONTROLLER USERS MANUAL |
| S3C7324 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:The S3C7324 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 |
| S3C7335 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:The S3C7335 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 |
发布紧急采购，3分钟左右您将得到回复。