- 您现在的位置：买卖IC网 > PDF目录98071 > S83C196MH (INTEL CORP) 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | S83C196MH |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| 封装： | SHRINK, QFP-80 |
| 文件页数： | 4/41页 |
| 文件大小： | 1547K |
| 代理商： | S83C196MH |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
8XC196MH INDUSTRIAL MOTOR CONTROL CHMOS MICROCONTROLLER
12
PIN DESCRIPTIONS
Table 7. Signal Descriptions
Signal
Name
Type
Description
Multiplexed
With
ACH7
ACH6
ACH5
ACH4
ACH3:0
I
Analog Channels. These pins are analog inputs to the A/D
converter.
These pins are multiplexed with the port 0 pins. While it is
possible for the pins to function simultaneously as analog and
digital inputs, this is not recommended because reading the
port while a conversion is in process can produce unreliable
conversion results.
The ANGND and V
REF pins must be connected for the A/D
converter and the multiplexed port pins to function.
P0.7/T1DIR/PMODE.3
P0.6/T1CLK/PMODE.2
P0.5/PMODE.1
P0.4/PMODE.0
P0.3:0
AD15:8
AD7:0
I/O
Address/Data Lines. These pins provide a multiplexed
address and data bus. During the address phase of the bus
cycle, address bits 0–15 are presented on the bus and can
be latched using ALE or ADV#. During the data phase, 8- or
16-bit data is transferred.
P4.7:0/PBUS.15:8
P3.7:0/PBUS.7:0
ADV#
O
Address Valid. This active-low output signal is asserted only
during external memory accesses.
ADV# indicates that valid address information is available on
the system address/data bus. The signal remains low while a
valid bus cycle is in progress and is returned high as soon as
the bus cycle completes.
An external latch can use the ADV# signal to demultiplex the
address from the address/data bus. Used with a decoder,
ADV# can generate chip-selects for external memory.
P5.0/ALE
AINC#
I
Auto Increment. In slave programming mode, this active-low
input signal enables the autoincrement mode. Auto increment
allows reading from or writing to sequential OTPROM
locations without requiring address transactions across the
programming bus for each read or write.
P2.4/COMP0
ALE
O
Address Latch Enable. This active-high output signal is
asserted only during external memory cycles.
ALE signals the start of an external bus cycle and indicates
that valid address information is available on the system
address/data bus. ALE differs from ADV# in that it is not
returned high until a new bus cycle is to begin.
An external latch can use ALE to demultiplex the address
from the address/data bus.
P5.0/ADV#
ANGND
GND
Analog Ground. Reference ground for the A/D converter
and the logic used to read port 0. ANGND must be held at
nominally the same potential as V
SS.
—
BCLK1
BCLK0
I
Serial Communications Baud Clock 0 and 1. BCLK0 and 1
are alternate clock sources for the serial ports. The maximum
input frequency is F
OSC/4.
P2.7/SCLK1#
P2.1/SCLK0#/PALE#
相关PDF资料 |
PDF描述 |
|---|---|
| S83C51FB-BB44 | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44 |
| S83C51FC-5B44 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| S83C51FC-IA44 | 8-BIT, MROM, 33 MHz, MICROCONTROLLER, PQCC44 |
| S83C51FA-4B44 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| S83C51FC-AA44 | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S83C198 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER |
| S83C198-16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:16-Bit Microcontroller |
| S83C51FA-1 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| S83C51FA-24 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| S83C51FA-33 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。