参数资料
型号: SC16IS752IPW,112
厂商: NXP Semiconductors
文件页数: 30/60页
文件大小: 0K
描述: IC UART DUAL 12C/SPI 28TSSOP
产品培训模块: Stand-Alone UARTs
I²C Bus Fundamentals
特色产品: NXP - I2C Interface
标准包装: 51
特点: 低电流
通道数: 2,DUART
FIFO's: 64 字节
规程: RS232,RS485
电源电压: 2.5V, 3.3V
带自动流量控制功能:
带IrDA 编码器/解码器:
带故障启动位检测功能:
带调制解调器控制功能:
安装类型: 表面贴装
封装/外壳: 28-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 28-TSSOP
包装: 管件
产品目录页面: 828 (CN2011-ZH PDF)
配用: 568-4000-ND - DEMO BOARD SPI/I2C TO DUAL UART
568-3510-ND - DEMO BOARD SPI/I2C TO UART
其它名称: 568-4016-5
935279292112
SC16IS752IPW
SC16IS752IPW-ND
SC16IS752_SC16IS762
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 9 — 22 March 2012
36 of 60
NXP Semiconductors
SC16IS752; SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
A slave receiver must generate an acknowledge after the reception of each byte, and a
master must generate one after the reception of each byte clocked out of the slave
transmitter. When designing a system, it is necessary to take into account cases when
acknowledge is not received. This happens, for example, when the addressed device is
busy in a real-time operation. In such a case the master, after an appropriate ‘time-out’,
should abort the transfer by generating a STOP condition, allowing other transfers to take
place. These ‘other transfers’ could be initiated by other masters in a multimaster system,
or by this same master.
There are two exceptions to the ‘acknowledge after every byte’ rule. The first occurs when
a master is a receiver: it must signal an end of data to the transmitter by not signalling an
acknowledge on the last byte that has been clocked out of the slave. The acknowledge
related clock generated by the master should still take place, but the SDA line will not be
pulled down. In order to indicate that this is an active and intentional lack of
acknowledgement, we shall term this special condition as a ‘negative acknowledge’.
The second exception is that a slave will send a negative acknowledge when it can no
longer accept additional data bytes. This occurs after an attempted transfer that cannot be
accepted.
Fig 14. Data transfer on the I2C-bus
S
P
SDA
SCL
MSB
0
1
6
7
8
0
1
2 to 7
8
ACK
002aab012
START
condition
STOP
condition
acknowledgement signal
from receiver
byte complete,
interrupt within receiver
clock line held LOW
while interrupt is serviced
Fig 15. Acknowledge on the I2C-bus
S
01
6
7
8
002aab013
data output
by transmitter
data output
by receiver
SCL from master
START
condition
transmitter stays off of the bus
during the acknowledge clock
acknowledgement signal
from receiver
相关PDF资料
PDF描述
SC16C850IBS,151 IC UART SGL-CH 3.3V 32-HVQFN
SC16IS760IPW,112 IC UART 64BYTE 24TSSOP
FT2232HL-REEL IC USB HS DUAL UART/FIFO 64-LQFP
ATMEGA168P-20AUR MCU AVR 16K FLASH 20MHZ 32-TQFP
SC16IS750IPW,112 IC UART I2C/SPI 24-TSSOP
相关代理商/技术参数
参数描述
SC16IS752IPW128 制造商:NXP Semiconductors 功能描述:
SC16IS752IPW-F 功能描述:UART 接口集成电路 I2C/SPI-UARTBRIDGE W/IRDA AND GPIO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
SC16IS752IPW-S 功能描述:IC UART DUAL I2C/SPI 28-TSSOP RoHS:是 类别:集成电路 (IC) >> 接口 - UART(通用异步接收器/发送器) 系列:- 标准包装:250 系列:- 特点:* 通道数:2,DUART FIFO's:16 字节 规程:RS232,RS485 电源电压:2.25 V ~ 5.5 V 带并行端口:- 带自动流量控制功能:是 带IrDA 编码器/解码器:是 带故障启动位检测功能:是 带调制解调器控制功能:是 带CMOS:是 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:托盘 其它名称:XR16L2551IM-F-ND
SC16IS752IPW-T 功能描述:IC UART DUAL I2C/SPI 28-TSSOP RoHS:是 类别:集成电路 (IC) >> 接口 - UART(通用异步接收器/发送器) 系列:- 标准包装:250 系列:- 特点:* 通道数:2,DUART FIFO's:16 字节 规程:RS232,RS485 电源电压:2.25 V ~ 5.5 V 带并行端口:- 带自动流量控制功能:是 带IrDA 编码器/解码器:是 带故障启动位检测功能:是 带调制解调器控制功能:是 带CMOS:是 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:托盘 其它名称:XR16L2551IM-F-ND
SC16IS760 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support